High-speed low-area-cost VLSI design of polar codes encoder architecture using radix-k processing engines | IEEE Conference Publication | IEEE Xplore