FPGA implementation technique for power consumption aware tamper resistance accelerator of lightweight PUF | IEEE Conference Publication | IEEE Xplore