ESD Immunity Impacts of the Drain-Side Heterojunction Device Addition in HV 60 V n/pLDMOS Devices | IEEE Conference Publication | IEEE Xplore