Reconfigurable Hardware Architecture Design and Implementation for AI Deep Learning Accelerator | IEEE Conference Publication | IEEE Xplore