An Optimized Implementation of AES-GCM for FPGA Acceleration Using High-Level Synthesis | IEEE Conference Publication | IEEE Xplore