High throughput low-density parity-check decoder architectures | IEEE Conference Publication | IEEE Xplore