Variable-size interleaver design for parallel turbo decoder architectures | IEEE Conference Publication | IEEE Xplore