VLSI implementation of a low-error-floor and capacity-approaching low-density parity-check code decoder with multi-rate capacity | IEEE Conference Publication | IEEE Xplore