Multi-Gbps FPGA-Based Low Density Parity Check (LDPC) Decoder Design | IEEE Conference Publication | IEEE Xplore