Backlog Aware Scheduling for Ingress Memories in High-Radix, Single-Stage Switches | IEEE Conference Publication | IEEE Xplore