On wiring overlap layouts | IEEE Conference Publication | IEEE Xplore