A CAD tool for designing large, fault-tolerant VLSI arrays | IEEE Conference Publication | IEEE Xplore