Designing VLSI systolic arrays with complex processing elements | IEEE Conference Publication | IEEE Xplore