A parallel algorithm for logic simulation on transputer networks | IEEE Conference Publication | IEEE Xplore