An approach for multilevel logic cell optimization in module generators | IEEE Conference Publication | IEEE Xplore