A parallel VLSI implementation of Viterbi algorithm for accelerated word recognition | IEEE Conference Publication | IEEE Xplore