Optimizing wiring space in slicing floorplans | IEEE Conference Publication | IEEE Xplore