Automated verification of temporal properties specified as state machines in VHDL | IEEE Conference Publication | IEEE Xplore