CMOS transistor sizing for minimization of energy-delay product | IEEE Conference Publication | IEEE Xplore