A hierarchical approach for power reduction in VLSI chips | IEEE Conference Publication | IEEE Xplore