VLSI architectures for programmable sorting of analog quantities with multiple-chip support | IEEE Conference Publication | IEEE Xplore