Power reducing techniques for clocked CMOS PLAs | IEEE Conference Publication | IEEE Xplore