A design-for-testability technique for detecting delay faults in logic circuits | IEEE Conference Publication | IEEE Xplore