Memory organization of a single-chip video signal processing system with embedded DRAM | IEEE Conference Publication | IEEE Xplore