VHDL design of a test processor based on mixed-mode test generation | IEEE Conference Publication | IEEE Xplore