A correlation matrix method of clock partitioning for sequential circuit testability | IEEE Conference Publication | IEEE Xplore