A multilevel cache memory architecture for nanoelectronics | IEEE Conference Publication | IEEE Xplore