On-chip cache memory resilience | IEEE Conference Publication | IEEE Xplore