Evaluation of parallel logic simulation using DVSIM | IEEE Conference Publication | IEEE Xplore