An approach to the introduction of formal validation in an asynchronous circuit design flow | IEEE Conference Publication | IEEE Xplore