Efficient address sequence generation for two-level mappings in High Performance Fortran | IEEE Conference Publication | IEEE Xplore