Terascale chip multiprocessor memory hierarchy and programming model | IEEE Conference Publication | IEEE Xplore