A Deterministic Multi-layered Partitioning Tool for Wire-Length Reduction of Monolithic 3D-IC | IEEE Conference Publication | IEEE Xplore