Memory and Interconnect Optimizations for Peta-Scale Deep Learning Systems | IEEE Conference Publication | IEEE Xplore