How to Avoid Zero-Spacing in Fractionally-Strided Convolution? A Hardware-Algorithm Co-Design Methodology | IEEE Conference Publication | IEEE Xplore