Behavioral-level test vector generation for system-on-chip designs | IEEE Conference Publication | IEEE Xplore