Experience with term level modeling and verification of the M*CORE/sup TM/ microprocessor core | IEEE Conference Publication | IEEE Xplore