Formal verification guided automatic design error diagnosis and correction of complex processors | IEEE Conference Publication | IEEE Xplore