Securing Hardware Accelerator during High-level Synthesis | IEEE Conference Publication | IEEE Xplore