High performance State Retention with Power Gating applied to CPU subsystems - design approaches and silicon evaluation | IEEE Conference Publication | IEEE Xplore