Design of a parallel vector access unit for SDRAM memory systems | IEEE Conference Publication | IEEE Xplore