Software-Controlled Multithreading Using Informing Memory Operations

by

Sherwyn R. Ramkissoon

A Thesis submitted in conformity with the requirements for the Degree of Master of Applied Science Graduate Department of Electrical and Computer Engineering University of Toronto

© Copyright by Sherwyn R. Ramkissoon 1999



National Library of Canada

Acquisitions and Bibliographic Services

395 Wellington Street Ottawa ON K1A 0N4 Canada Bibliothèque nationale du Canada

Acquisitions et services bibliographiques

395, rue Wellington Ottawa ON K1A 0N4 Canada

Your file Votre référence

Our file Natre référence

The author has granted a nonexclusive licence allowing the National Library of Canada to reproduce, loan, distribute or sell copies of this thesis in microform, paper or electronic formats.

The author retains ownership of the copyright in this thesis. Neither the thesis nor substantial extracts from it may be printed or otherwise reproduced without the author's permission. L'auteur a accordé une licence non exclusive permettant à la Bibliothèque nationale du Canada de reproduire, prêter, distribuer ou vendre des copies de cette thèse sous la forme de microfiche/film, de reproduction sur papier ou sur format électronique.

L'auteur conserve la propriété du droit d'auteur qui protège cette thèse. Ni la thèse ni des extraits substantiels de celle-ci ne doivent être imprimés ou autrement reproduits sans son autorisation.

0-612-45613-7



Software-Controlled Multithreading Using Informing Memory Operations

Sherwyn R. Ramkissoon Master of Applied Science, 1999 Department of Electrical and Computer Engineering University of Toronto

Abstract

Memory latency is becoming an increasingly important performance bottleneck, especially in multiprocessors. One technique for tolerating memory latency is *multithreading*, whereby we switch between threads upon expensive cache misses. In contrast with previous work on multithreading, we explore a new approach that is *software-controlled* rather than hardware-controlled. Our experimental results demonstrate that software-controlled multithreading can result in significant performance gains on a shared-memory multiprocessor, with the majority of applications speeding up by 10% or more, and one application speeding up by 16%. By selectively applying a *register partitioning* optimization to reduce thread-switching overhead, the overall speedups increase to as much as 25%. Given the much simpler hardware support required by our scheme, and the fact that its software overheads are expected to become less and less expensive over time relative to memory latencies, software-controlled multithreading is attractive alternative to traditional hardware-based schemes.

Contents

1	Intr	oduction	1
	1.1	Previous Work on Multithreading	1
		1.1.1 Fine-Grained Multithreading: The HEP Architecture	2
		1.1.2 Coarse-Grained Multithreading: The APRIL Architecture	3
		1.1.3 Simultaneous Multithreading	4
		1.1.4 Interleaving	5
	1.2	Motivation for Software Controlled Multithreading	6
	1.3	Informing Memory Operations	7
	1.4	Objectives of This Study	9
2	Sof	ware-Controlled Multithreading	10
	2.1	Hardware Support	10
	2.2	Design of the Miss Handler	13
		2.2.1 Saving and Restoring Thread State	14
		2.2.2 Deciding When to Switch Threads	16
	2.3	Avoiding Deadlock and Handling Synchronization Properly	17
3	Exp	erimental Framework	19
	3.1	Description of Benchmark Applications	21
4	Exp	erimental Results 2	23
	4.1	Performance of the Baseline Software-Controlled Multithreading Scheme	23
	4.2	Register Partitioning	28
	4.3	Miss Prediction	31

5 Conclusions

List of Figures

2.1	MIPS pseudo-code representation of the miss handler for software-controlled	
	multithreading	13
4.1	Performance of the baseline software-controlled multithreading scheme	24
4.2	Impact of register partitioning on performance ($\mathbf{B} = $ baseline multithreading,	
	\mathbf{R} = multithreading with register partitioning). Execution times are normal-	
	ized to the case without multithreading on two processors	29
4.3	Performance for dynamic miss prediction scheme based on two-bit counters.	3 1
4.4	Performance for the perfect miss prediction scheme	34

List of Tables

3.1	Simulation parameters	20
3.2	Benchmark characteristics table describes the benchmarks, input data set,	
	and cache miss counts. The total number of misses, misses that hit in local	
	memory, and remote miss counts are given for the 2-processor case	20
4.1	Breakdown of the performance of the baseline software-controlled multithread-	
	ing scheme. Performance is normalized to the 2-processor case with no mul-	
	tithreading. Memory stall time is broken down into misses found in the $L2$	
	cache, local memory, or remote memory, and misses combined with other misses.	25
4.2	Additional statistics on the baseline multithreading scheme	27
4.3	Impact of register partitioning on thread switching latencies	28
4.4	Breakdown of the performance for the full register partitioning scheme. Per-	
	formance is normalized to the 2-processor case with no multithreading. Mem-	
	ory stall time is broken down into misses found in the L2 cache, local memory,	
	or remote memory, and misses combined with other misses	30
4.5	Breakdown of performance for the dynamic miss prediction scheme based on	
	two-bit counters. Performance is normalized to the 2-processor case with no	
	multithreading. Memory stall time is broken down into misses found in the	
	L2 cache, local memory, or remote memory, and misses combined with other	
	misses	32
4.6	Breakdown of performance for the perfect miss prediction scheme. Perfor-	
	mance is normalized to the 2-processor case with no multithreading. Memory	
	stall time is broken down into misses found in the L2 cache, local memory, or	
	remote memory, and misses combined with other misses	34

Chapter 1

Introduction

Memory latency is a key performance bottleneck in modern microprocessor-based systems. As we look to the future, the relative importance of memory latency is expected to increase as the gap between processor and memory speeds continues to grow, and as wider-issue processors increase the effective performance penalty of each cycle of latency. While memory latency presents a challenge for all systems, the problem is especially acute in large-scale shared-memory multiprocessors, where accesses to remote memory locations can suffer latencies on the order of hundreds of cycles [9]. Although cache hierarchies are an essential first step toward coping with this problem, they are not a complete solution. To further tolerate latency, one attractive technique is to use a form of *multithreading* [1, 15, 18] whereby a long-latency access from one thread is overlapped with the computation from other parallel threads. (Note that throughout the remainder of this thesis, we will use the term "multi-threading" to refer to multithreading for the sake of latency tolerance, as opposed to more general forms of multithreading.)

1.1 Previous Work on Multithreading

Several researchers have proposed and evaluated hardware-based multithreading schemes in the past [1, 2, 8, 15, 18]. These schemes can be broken down into roughly three categories: *fine-grained, coarse-grained, and simultaneous* multithreading.

1.1.1 Fine-Grained Multithreading: The HEP Architecture

The HEP [15] computer system is a large scale multiprocessor employing an MIMD architecture. Its design is strongly adapted to running many concurrent processes, through the use of *fine-grained multithreading*. The idea behind fine-grained multithreading is to unconditionally switch between threads at a very fine granularity: i.e. once every cycle. The HEP processor is designed with efficient multithreading in mind, and its pipeline allows for singlecycle thread switching when sufficient parallel threads are available. It does not contain a data cache, however large memory latencies can be compensated for by adding more threads. This idea of adding more threads to tolerate latencies fits in well with its modular design, since the increased latencies that result from expansion can be compensated for by adding more threads.

The architecture of a HEP processor includes a control and data loop. In order to facilitate fast thread switching, the processor provides 2048 general purpose 64 bit registers for use by the various threads, and hardware state for storing additional process information such as the program counter. State information for a HEP process is stored in a structure called the *process status word* (PSW); the control loop consists of these PSWs moving around a circular queue. The control loop issues an instruction to the data loop which executes it. The control loop also contains a pipelined delay. This is to ensure that the data loop completes execution by the time a PSW circulates the control loop and is ready to issue the next instruction. For long latency operations such as memory accesses, a process is removed from the control loop, and reinserted once the data has been fetched. The control and data loops are pipelined into eight segments, therefore in order to keep the processor busy at all times, a minimum of eight processes must be executing concurrently.

The fine-grained approach to multithreading as used by the HEP architecture is an efficient design for a large scale multiprocessor if a large number of threads are available. It features efficient thread switching and can tolerate large latencies by adding more parallel threads into its control loop. The drawback to this approach, is that if there if is not enough thread-level parallelism available, performance tends to suffer relative to a conventional, non-multithreaded processor. For example, if only a single thread is executing on a HEP processor, at most only one-eighth of its processing resources will be utilized. This problem

is exacerbated when we consider that processors such as HEP often do not have a data cache, and instead rely on having a large number of threads available to compensate for the longer latencies.

1.1.2 Coarse-Grained Multithreading: The APRIL Architecture

The MIT ALEWIFE multiprocessor is a large-scale, cache-coherent, distributed shared memory machine. APRIL [1], the processing element in ALEWIFE, is a pipelined RISC processor with extensions to support *coarse-grained multithreading*. The idea behind coarse-grained multithreading is that rather than switch threads on every cycle, we allow a given thread to continue running (with the full processor to itself) until it encounters a long-latency operation; only at that point does the processor switch to executing another thread.

The APRIL processor provides four copies of the register file, and associated hardware for storing the state of each thread. A frame pointer points to the current thread state. A context switch then consists of simply changing this frame pointer, and allowing the pipeline to empty. Clearly while this can be done quickly, it is much slower than thread switching on the HEP processor. Since there are four copies of the register file, only four threads can be resident on the processor at any given time. However unlimited threads can exist, residing in memory until the task scheduler loads them onto the processor. APRIL implements coarse-grained multithreading by having the cache controller force a thread switch on a long-latency memory request. As mentioned, these thread switching times are non-trivial, but since switching is done only on long-latency operations, the overhead is small compared to the latency it is attempting to hide. Typically a thread switch will occur on remote memory accesses and certain synchronization operations.

Unlike the fine-grained approach, coarse-grained multithreading is not reliant on having a large number of parallel threads to hide latencies and fully utilize the processing resources. Since thread switches occur much less frequently than with fine-grained multithreading, APRIL can tolerate latencies in the range 150 to 300 cycles, with just the four resident threads. Single-threaded performance is also much closer to what one would get on a nonmultithreaded processor. The disadvantage of this approach, however, is that since cache misses are detected relatively late in the pipeline, the minimum thread switching time is non-trivially large. Hence this scheme is not appropriate for hiding short latencies (e.g., primary cache misses which are satisfied by the secondary cache), and it is primarily used to hide the large latencies found in shared-memory multiprocessors. Another problem is that since under coarse-grained multithreading, a single thread has full control of the processor at any given time, there exists the possibility of starvation and deadlock. Resolving this adds complexity to the hardware. For example the APRIL architecture requires hardware interlocks to prevent this.

1.1.3 Simultaneous Multithreading

Multithreading allows a processor to perform useful work when a thread becomes stalled, by executing instructions from a different thread during the stalled cycles. However on a superscalar processor, issue slots are often wasted within a single cycle. For example, a processor that is capable of issuing four instructions every cycle, may actually be able to issue only one or two instructions much of the time due to pipeline stalls, instruction stalls etc. These unused issue slots within a cycle are termed horizontal waste. One study found that about 40% of wasted slots are caused by horizontal waste. A recent proposal known as *simultaneous multithreading* (SM) [18] expands on the multithreading concept by attempting to fill all available issue slots in a superscalar processor, using instructions from possibly several different threads. As long as the appropriate functional units are always available to a ready-to-issue instruction, simultaneous multithreading can eliminate much of the wastage.

While attempting to utilize all issue slots in this way can show some impressive performance gains, the hardware required to support SM is quite substantial. In the most general case, any issue slot can contain an instruction from any thread, and all hardware contexts are connected to all functional units. This is referred to as *full simultaneous issue*. Implementing this may require unreasonably complex hardware, so researchers have also looked at more restrictive schemes that reduce the hardware requirements. Variations include providing each thread with a fixed number of issue slots per cycle, or connecting each thread to only one of each type of functional unit. As with the other multithreading schemes, simultaneous multithreading uses copies of the register file for storing thread state. Note that there can be instructions from multiple threads in the pipeline at the same time which refer to the same virtual register. They must be mapped to different physical registers. In effect this is what register renaming already accomplishes, so existing support for register renaming can be leveraged when we look to implementing SM.

In addition to reducing horizontal waste, simultaneous multithreading is attractive as it enjoys good single-thread performance without paying a significant thread switching penalty. This is in contrast to the fine-grained approach which showed poor single-thread performance, and to the coarse-grained scheme which had non-trivial thread switching overheads. The major disadvantage to simultaneous multithreading is the hardware complexity of implementing it, particularly for the full simultaneous issue method.

1.1.4 Interleaving

Interleaving [8] is an earlier approach to multithreading which shares aspects of both finegrained multithreading and simultaneous multithreading. The idea, as with SM, is to allow instructions from different threads to be in the pipeline at the same time. However interleaving does not attempt to hide horizontal waste, and in fact work in this area was done on a non-superscalar processor. Interleaving then is a form of cycle-by-cycle context switching, but designed to overcome some of the problems with previous fine-grained processors such as HEP.

The authors identify two problems with the fine-grained approach. One is the lack of a data cache, and other is the inability to have more than one instruction per thread in the pipeline at any given time. The interleaving proposal involves adding a data cache, and adding hardware interlocks to allow multiple instructions from the same thread to be in the pipeline. The addition of a data cache means that long-latency memory accesses will be much less frequent, so fewer threads are needed to tolerate these latencies. Allowing more than one instruction per thread in the pipeline means that the pipeline can be kept full with just one thread. This is in contrast to the fine-grained approach where with a single-threaded application, the pipeline will be almost empty most of the time.

Interleaving, then, is in some ways a more restrictive version of simultaneous multithreading. Like SM, thread switching overhead is very low, and it achieves good single-threaded performance. However interleaving uses a simple round-robin scheme for scheduling instructions from each thread into the issue slots, rather than the more flexible schemes employed by SM. And as mentioned, interleaving does not reduce horizontal waste on superscalar processors. The flip side is that hardware requirements for interleaving are more modest than for SM.

1.2 Motivation for Software Controlled Multithreading

In the previous section we described existing multithreading schemes, and note some of their advantages and drawbacks. A common feature of all of these multithreading techniques is that the decision of when to switch between threads and the actual switching itself is controlled entirely by hardware. As a result, a non-trivial amount of hardware support is required to manage the multiple threads. For example, to minimize the thread switching latency, coarse-grained multithreaded processors typically replicate key per-thread state such as the register file [1]. Under simultaneous multithreading, the concept of "thread switching" is effectively eliminated at the point where instructions reach the functional units---i.e. when they are buffered in dynamic instruction scheduling queues-since register renaming has already isolated the effects of independent threads. However, simultaneous multithreading does require some non-trivial hardware support to fetch, issue, and retire instructions from multiple threads properly. More importantly, simultaneous multithreading requires a larger register file to accommodate the multiple threads, and this is likely to increase register access latencies and possibly add additional stages to the pipeline [17]. Concern over the potential impact of multithreading hardware support on single-thread performance may be a contributing factor to why we have yet to see hardware-based multithreading in commodity microprocessors.

Rather than relying on specialized hardware support, an alternative approach is to use *software* to implement multithreading. The advantage of this approach is that there is obviously no degradation in single-thread performance (since the processor is not modified); the disadvantage, however, is that the thread switching time is significantly larger than when it

is accelerated by special hardware support, and this may limit the types of latency that can be successfully hidden. Previous studies have considered purely software-based multithreading in the context of hiding remote latencies in software distributed shared memory (DSM) machines [12, 16]. Purely software-based multithreading makes sense for software DSMs for two reasons: (i) software is already invoked upon the start of a remote access, and therefore it knows when to initiate a thread switch; and (ii) remote access latencies are so large in software DSMs [3] (typically several orders of magnitude larger than in hardware DSMs [9]) that the overhead of switching threads in software is small by comparison. As a result, both the Mowry *et al.* [12] and Thitikamol and Keleher [16] studies found positive results when using software-based multithreading to hide the large remote latencies in software DSMs.

An open research question is whether software-based multithreading can successfully tolerate more modest forms of latency, such as the remote latencies in hardware DSMs (e.g., the SGI Origin [9]). To implement software-based multithreading, we need two software mechanisms: (i) the ability to switch between threads; and (ii) a mechanism for knowing when to trigger thread switches. The former mechanism is clearly feasible, since software can save and restore all thread-specific state (e.g, registers, the program counter, any condition codes, etc.). The latter mechanism, however, had been lacking in the past, since there was no way for software to directly observe and react to cache misses in a sufficiently lightweight fashion. (Note that the signal handler mechanism used to trigger thread switches in software DSMs is not applicable to cache misses, since it is too costly and can only react to page-level access violations.) Fortunately, a mechanism which provides this functionality was recently proposed by Horowitz *et al.* [5, 6]: *informing memory operations*.

1.3 Informing Memory Operations

The idea behind informing memory operations [5, 6] is to make cache misses directly observable to software, and to enable software to quickly react to these misses. In essence, an informing memory operation consists of a memory operation that is combined---either implicitly or explicitly--with a conditional branch-and-link operation where the branch is taken only if the reference suffers a cache miss. Horowitz *et al.* [5, 6] describe two possible implementations of informing memory operations: one based on branching on a cache-outcome condition code, and another based on a low-overhead trap.

The low-overhead trap approach works as follows. Two new user-visible registers are added to the architecture: (i) a Miss Handler Address Register (MHAR), which contains the address of the miss handler to be invoked upon a cache miss (setting this register to zero disables the trapping mechanism); and (ii) a Miss Handler Return Register (MHRR), which contains the return address for resuming execution at the end of the trap (i.e. it contains the address of the instruction following the memory reference that missed). Upon a cache miss, if the MHAR contains a non-zero value, then a branch-and-link occurs to this address, and the MHRR is set appropriately. Unlike traditional trapping mechanisms, this one is extremely lightweight since it occurs entirely at the user level (no operating system code is executed), and the only state that is saved is the MHRR. In other words, the run-time overhead is comparable to a traditional branch-and-link instruction, rather than a traditional trap. The authors demonstrate how this mechanism can be implemented within modern in-order and out-of-order superscalar pipelines without much additional complexity, since the bulk of the necessary hardware support already exists for handling branches and exceptions. The advantage of the low-overhead trap approach is that it potentially incurs no overhead on cache hits (unlike the cache-outcome condition code approach, which requires an explicit branch to test the condition code even on cache hits). Hence we will focus on the low-overhead trap approach throughout the remainder of this thesis.

There are a number of applications of informing memory operations. For example, since they can be used to collect memory performance information accurately and with little overhead, informing memory operations enable a wide range of new performance monitoring tools which can guide either the programmer or the compiler in identifying and eliminating memory performance problems. In addition, Horowitz *et al.* [5, 6] also demonstrated that informing memory operations can automatically enhance the performance gains from software-controlled prefetching [10, 11, 13], and that they can accelerate software-based cache coherence with fine-grained access control [14]. The authors also suggest that informing memory operations could be used to implement software-controlled multithreading, but there has been no detailed study of this approach until now.

1.4 Objectives of This Study

In this thesis, we perform a detailed evaluation of whether software-controlled multithreading based on informing memory operations can successfully improve the performance of parallel applications running on shared-memory multiprocessors with hardware cache coherence. In addition to evaluating our baseline scheme, we also investigate a number of extensions which are designed to further enhance the performance of software-controlled multithreading.

We focus on hardware DSMs rather than uniprocessors for two reasons. First, since applications written for hardware DSMs already contain parallel threads, it is straightforward to extract the additional parallel threads necessary for multithreading. (In contrast, the bulk of applications run on uniprocessors contain only a single thread, and parallelizing them is a non-trivial effort.) Second, hardware DSMs tend to suffer more from memory latency than uniprocessors—due to the large latency of remote accesses and the additional cache misses due to communication patterns—and therefore they are an important target for latency tolerance. If software-controlled multithreading on hardware DSMs is successful, then we get the best of both worlds: the benefits of multithreading when it pays off, and maximum single-thread performance when it does not.

The remainder of the thesis is organized as follows. We begin in Chapter 2 by examining the issues involved in implementing software-controlled multithreading. Chapter 3 discusses our experimental methodology, and Chapter 4 presents our experimental results. Finally, we conclude in Chapter 5.

Chapter 2

Software-Controlled Multithreading

In this section, we discuss the major challenges and tradeoffs involved with implementing software-controlled multithreading. We begin by discussing the hardware support necessary for this scheme, and then present a design of the miss handler software which performs the actual thread switching. Finally, we discuss how our scheme avoids deadlock and handles synchronization events properly.

2.1 Hardware Support

The target architecture for our study is a hardware cache-coherent shared-memory multiprocessor comprised of out-of-order superscalar processors. For the sake of concreteness, we will use the MIPS R10000 processor [21] as the basis for our discussion, although similar issues apply to other out-of-order superscalar processors.

Our goal is to support software-controlled multithreading with minimal hardware support beyond informing memory operations. There are three issues, however, which may require some additional hardware: the first two involve potential problems that would prevent us from overlapping enough computation with the cache miss, and the third involves our ability to selectively switch threads only upon long-latency misses.

The first obstacle to consider is that when a load suffers a cache miss, it typically cannot retire from the reorder buffer until its cache miss has completed. Since all instructions must retire in-order (even in an out-of-order issue machine), this means that all instructions exe-

cuted after the miss (including thread switching code and the thread that we switch to) must remain in the reorder buffer until the miss completes. The problem is that reorder buffers are typically small (e.g., 32 entries in the R10000) relative to the number of instructions that one would need to execute to fully hide a remote cache miss (e.g., several hundred instructions in the SGI Origin). Hence the reorder buffer will fill up quickly upon a thread switch, causing the processor to stall before it can hide the miss latency. For example, the R10000 does not have sufficient buffering to even execute our thread switching code (described later in Section 2.2), let alone the thread that we are attempting to activate. To address this problem, we need a mechanism for specifying that the load should be allowed to retire, despite the fact that its miss is still in progress. In essence, we would like to convert the load into a prefetch, since prefetches can retire before their misses complete. Converting the load to a prefetch is acceptable because we do not care about the result of the load—only that it brings the line into the cache—since we will resume execution by re-executing the load that missed (as discussed later in Section 2.2). While there are a number of ways to accomplish this, one possibility is to set a flag which indicates to the trapping mechanism that upon a cache miss, the offending load should be allowed to retire (similar to a prefetch). Such an option may be useful in other cases where the miss handler would like to execute a non-trivial amount of code underneath the cache miss, and where the miss handler will resume execution by re-executing the load which invoked the trap, rather than the instruction which follows it.

The second potential problem is that during a thread switch, any use of the load destination register (e.g., if we attempt to save it to memory as part of saving the thread state) will result in a data dependence that will stall the processor until the load completes. Since we do not care about the result of the load (it will be re-executed later), there is no need to save this register value. One software-based solution would be to save all registers except the load destination; therefore when the register state of the thread we are switching to is restored, the act of overwriting this register will break the original data dependence on the load (due to register renaming), thus avoiding a stall. While this approach will work, the problem is how to quickly determine which register is the load target (since this information is not readily available inside the miss handler) and avoid saving it. One possibility would be to look up this value in a hash table based on the return address in the MHRR; however, this will result in non-trivial software overhead. Another possibility would be for the hardware to make the destination register number directly visible to the miss handler software, perhaps through another special architected register. While this would eliminate the need for a hash table lookup, we would still need to branch to a specialized version of the thread switching code to avoid saving the given register. The most desirable solution would be for the hardware to automatically break the data dependence on the load result when it is marking the load as being able to retire despite its outstanding miss (as discussed earlier). In other words, we would like to fully convert the load to having the same functionality as a prefetch: i.e. it can graduate immediately, and it produces no register result. Breaking this register dependence is realistic for the hardware because the Miss Status Handling Register (MSHR) [7]—the structure which tracks an outstanding miss in a lockup-free cache [4]—already maintains this register number. In our experiments, we assume that this latter hardware support is available.

The third area where additional hardware support may be helpful is in identifying (or predicting) whether a given cache miss is likely to suffer a large latency. Since multithreading can only improve performance if the miss latency is larger than the latency of switching between threads—and since our software-based approach requires roughly 55 cycles to switch threads—we cannot hide the latency of primary cache misses which hit in the secondary cache. Hence we only want to switch threads upon secondary cache misses (which are still large relative to our thread switching time). Ideally, we would like an informing mechanism where traps only occur upon secondary misses—however, implementing this may be difficult (or even impossible) given how late the secondary cache tags are checked. Instead, we assume that traps can only occur upon primary cache misses, but that inside the miss handler we can test a flag which indicates whether the primary miss is also a secondary cache miss.¹ This is similar to the condition-code approach that was discussed by Horowitz *et al.* [5, 6].

Note that in all three of these cases, the additional hardware support only affects actions taken upon miss handler invocation, and there is flexibility in how quickly the actions are performed. Hence we would not expect any of these features to slow down the critical path of normal execution. Having described our hardware support, we now discuss how it can be

¹Note that the processor will interlock on this flag until it is available.

```
HandlerAddress:
     add MHRR, MHRR, -4 // Point the MHRR to previous inst
     bne #0, CMF, L2Miss // Continue if cache-miss flag is set
                         // else L2 hit, so just return
     j MHRR
L2Miss:
     li MHAR, #O
                         // Disable miss-handler
     li kO, #Membase
                         // Get ptr to current state
     lw k0, 0(k0)
     sw r1, 0(k0)
                          // Save integer registers
     sw r2, 4(k0)
                         // excluding k0,k1,r0
     . . .
     sw r31, 112(k0)
    sw fcr31, 116(k0)
                         // Save fp condition code register
     sd f0, 120(k0)
                         // Save fp registers
     sd f2, 128(k0)
     sd f30, 240(k0)
     sw MHRR, 248(kO)
                         // Save MHRR
     addu k0, k0, 256
                         // Find & save ptr to new context state
     and k0, k0, #FFFF0FFF/ Assume 16 contexts,256 bytes/context
                         // and round robin selection method
    sw kO, Membase
     lw r1, 0(k0)
                         // Restore integer registers
     lw r2, 4(k0)
     lw r31, 112(k0)
     lw fcr31, 116(k0)
                         // Restore fp condition code register
     ld f0, 120(k0)
                         // Restore fp registers
     ld f2, 128(k0)
     ld f30, 240(k0)
     1d MHRR, 248(k0)
                         // Restore MHRR
     li MHAR, #HandlerAddres Re-enable miss-handler
     j MHRR
                         // Jump to new context
```

Figure 2.1: MIPS pseudo-code representation of the miss handler for software-controlled multithreading.

used to implement the miss handler.

2.2 Design of the Miss Handler

We use a single miss handler to implement multithreading, as shown in Figure 2.1. The MHAR is set to contain this handler address at the start of execution, and is restored after each trap so that we continue using this same handler. As we see in Figure 2.1, the miss handler begins by subtracting four bytes (i.e. one instruction word) from the MHRR so that it will eventually restart the thread at the memory reference that missed, rather than at the instruction after it. The reason for doing this is that the original reference has been converted into a prefetch by the hardware (as discussed in the previous section), and therefore the reference must be re-executed to complete properly. The handler then tests

whether the primary miss was also a secondary cache miss. If so, then the handler switches to a new thread; otherwise, it returns immediately.²

To switch between threads, the miss handler first saves the state of the current thread to memory, it then selects a thread to restart using a simple round-robin scheme, and finally it restores the state of this new thread. To prevent the memory references inside the miss handler from triggering additional informing memory traps, the trapping mechanism is disabled during the thread switch by writing a zero into the MHAR. Since user code in MIPS-based systems does not use the k0 register, we use it as a pointer to where the thread state is stored. Assuming that the number of active threads per processor is a power of two, our simple round-robin scheme requires only three instructions to determine the next thread to be executed. Finally, the handler resumes thread execution by jumping to the address in the MHRR.

As we observe from this code, there are two major dimensions to consider when performing multithreading in software: (i) how to manage the saving and restoring of thread state; and (ii) how to decide when it is desirable to switch threads. We now consider both of these issues in greater detail.

2.2.1 Saving and Restoring Thread State

Our multithreading scheme is similar to coarse-grained hardware-based schemes (e.g., APRIL [1]) in that thread switches are triggered by cache misses. An important difference, however, is that these hardware-based schemes devote special hardware to quickly saving and restoring the register state of threads. In contrast, we must save and restore registers through explicit loads and stores to memory. This overhead accounts for the bulk of our thread switching latency (which is roughly 55 cycles). The good news is that the thread state tends to stay in the primary data cache, which prevents the latencies from being even larger. However, since these non-trivial thread switching times are a potential performance bottleneck, we would like to reduce them even further.

The major trick for reducing the thread switching overhead is to avoid saving and restor-

²Note that the processor will stall until the secondary cache miss flag is valid. If this is likely to take a non-trivial amount of time, then some of the thread switching code can be scheduled before this test to avoid wasting time.

ing registers that do not need to be preserved. As a simple example, some applications do not use floating-point registers at all; by recognizing this fact, we could eliminate roughly half of the thread switching overhead in such applications. In general, the compiler can determine which registers are live at any given point in the program, and it could use this information to select a miss handler that has been customized to only save these live registers. While this approach may sound good in theory, it suffers the following limitations in practice. First, customizing the miss handler on a reference-by-reference basis involves either setting the MHAR before each reference, or else using the MHRR inside the miss handler to hash into a jump table. The Horowitz *et al.* study [5] quantified these types of overheads, which appear to be large enough to offset a non-trivial portion of the expected gains. A related limitation is that creating a large number of customized miss handlers will degrade the instruction cache performance. Finally, while it is easy to specify which registers are to be saved by choosing the right customized miss handler, it is more difficult to recognize which registers are to be *restored*, since this requires that we recognize the context of the suspended thread.³

A simpler approach to reducing the overhead of saving and restoring registers is to statically partition the registers between threads. For example, if we wanted to run two threads per processor, the compiler could compile each thread to use only half of the user registers. (Note that special-purpose registers—e.g., the stack pointer—cannot be partitioned.) The advantage of this approach is that many of the registers would be preserved in the register file itself, thus avoiding the need to save them to memory. The main disadvantage, however, is that each thread may suffer reduced performance due to having fewer available registers. (Another disadvantage is that code replication may impact the instruction cache performance.) Rather than taking an all-or-nothing approach, there is in fact a continuum of possibilities between saving all registers and partitioning all user registers. For example, it may be beneficial to give each thread one additional register at the expense of slightly increased switching overhead. We will evaluate the benefits of this static partitioning approach later in Chapter 4.

³One way to implement this would be to save the instruction address of the customized code that should be used to restore a thread along with its other register state, and to jump to this address in the process of switching threads.

2.2.2 Deciding When to Switch Threads

The second major challenge for software-controlled multithreading is switching threads only when the miss latency is expected to be large relative to the thread switching overhead. For our purposes, this means switching only upon secondary cache misses. Unfortunately—as we mentioned earlier—it is not likely that the result of the secondary cache tag check will be available early enough to trigger a trap. Instead, the strategy which we outlined in Figure 2.1 is to test whether the primary miss (which triggered the trap) is also a secondary cache miss once we are inside the miss handler. The main disadvantage of this approach is that if the reference does hit in the secondary cache, then we have wasted overhead with no benefit.

To avoid this useless overhead, we would like to predict *a priori* whether a given reference is likely to result in an expensive cache miss. If we believe that it will not, then we can disable the trapping mechanism for that reference. One possibility would be for the compiler to statically analyze the data locality [11, 19]; this technique has mainly been successful at predicting cache misses in matrix-based codes. Another possibility would be to collect a profile of how frequently each memory reference suffers a long-latency miss, and to feed this information back into the compiler. Finally, another possibility would be to use hardware to predict the conditional probability of a reference suffering a long-latency miss, given that it has suffered a primary cache miss. Such a prediction mechanism could use techniques similar to those used for branch prediction. With this information, the user could specify that they would like informing traps to occur only upon primary cache misses which are *also* predicted to be expensive misses. Implementing this behavior would be feasible since both the primary cache miss signal and the "expensive miss" prediction value would be available early enough to control the trap mechanism.

Of course, the drawback of using a prediction mechanism is that if it incorrectly predicts that a miss will be inexpensive when it turns to be expensive, then it is too late to invoke the thread switching code to hide the miss latency. We will evaluate the potential benefit of such techniques later in Chapter 4.

2.3 Avoiding Deadlock and Handling Synchronization Properly

By interleaving multiple threads on the same physical processor, multithreading introduces the possibility of deadlock in two ways. First, a repeated pattern could occur where thread A steals resource X from thread B (which is currently suspended, also waiting for resource X), only to suffer a thread switch back to B before A can use X; when thread B restarts, it steals resource X back from thread A, but also switches back to A before B can use X, etc. Such a pattern could be repeated infinitely as the two threads rapidly switch back and forth but neither thread makes progress. This scenario can arise when multiple threads suffer cache misses for unique addresses which map into the same cache entry. To prevent this problem, we swap out a given thread only *once* when it encounters a cache miss. If the miss has not completed by the time the round-robin scheduler reactivates the thread, then the thread stalls at that point until the miss completes (rather than switching to another thread). Hence forward progress is guaranteed.

Although it is not clear from our pseudo-code in Figure 2.1 how we stall for miss completion when a thread is restarted, there are several ways this might be accomplished. One possibility is to combine an explicit test for a partial-latency miss with the test for a secondary cache miss inside the miss handler. If the reference is already outstanding, the miss handler returns immediately rather than invoke a thread switch. An alternative idea is to postpone turning the miss handler back on until after the original reference completes when the thread is restarted. This can be accomplished if the hardware supports sampling counters with the informing memory traps, or by scheduling explicit instructions in the code to turn the handler back on only after the stalling reference is restarted. In our experiments, we model the sampling counter approach.

The second scenario which can result in deadlock is if thread A spin-waits for a resource that is held by thread B, where B is currently suspended on the same processor as A, and A never yields the processor to B in the course of spin-waiting. This scenario can arise with any form of synchronization that involves spin-waiting (e.g., locks and barriers). Our solution is to force a thread switch (in software) as part of all spin-waiting loops. Not only does this approach avoid deadlock, it also has the added benefit that it helps the processor tolerate synchronization latency.

.

Chapter 3

Experimental Framework

To evaluate our software-controlled multithreading scheme, we performed detailed cycleby-cycle simulations of a collection of seven applications from the SPLASH-2 benchmark suite [20] on a shared-memory multiprocessor with out-of-order superscalar processors similar to the MIPS R10000 [21]. Our simulation model varies slightly from the actual MIPS R10000—e.g., we model two memory units, and we assume that all functional units are fullypipelined. However, we do model the rich details of the processor, including the pipeline, register renaming, the reorder buffer, branch prediction, instruction fetching, branching penalties, the memory hierarchy (including contention), etc. The parameters of our model are shown in Table 3.1.

Our multiprocessor system model is roughly based on the SGI Origin [9]. We use a fullmap directory to implement invalidation-based cache coherence. Remote accesses require either two or three network hops, depending on whether the data can be supplied by the *home* node or whether it must be forwarded from a *dirty-remote* node. We do not model network contention, but we do model memory contention in detail. As shown in Table 3.1, the two and three hop remote accesses result in nominal latencies of 200 and 300 cycles, respectively, not including additional delays due to memory contention.

We would like to emphasize that we simulate the *actual* thread-switching instructions shown in Figure 2.1, rather than simply modeling thread-switching as some fixed latency. In addition, we precisely model the timing of the trap mechanism for informing memory operations in the R10000, as described by Horowitz *et al.* [5, 6]. Our thread-switching code

Pipeline Parameters										
Issue Width	4									
Functional Units	2 Int, 2 FP,									
	2 Mem, 1 Branch									
Reorder Buffer Size	32									
Integer Multiply	12 cycles									
Integer Divide	76 cycles									
All Other Integer	1 cycle									
FP Divide	15 cycles									
FP Square Root	20 cycles									
All Other FP	2 cycles									
Branch Prediction	2-bit Counters									

Memory Parameters											
Line Size	32B										
Instruction Cache	32KB, 2-way set-assoc										
Data Cache	32KB, 2-way set-assoc										
Unified Secondary Cache	2MB, 2-way set-assoc										
Data Cache Banks	2										
Data Cache Fill Time	4 cycles										
(Requires Exclusive Access)											
Miss Handlers (MSHRs)	16 for data, 2 for insts										
Main Memory Bandwidth	1 access per 20 cycles										
Total Miss Latency to	14 cycles										
Secondary Cache											
Total Miss Latency to	78 cycles										
Local Memory											
Total Miss Latency to	200 cycles (2 hops),										
Remote Memory	300 cycles (3 hops)										

Table 3.1: Simulation parameters

Table 3.2: Benchmark characteristics table describes the benchmarks, input data set, and cache miss counts. The total number of misses, misses that hit in local memory, and remote miss counts are given for the 2-processor case.

Name	Description	Input Data Set	Instructions	Cache Miss Count				
			Graduated	Total	Local Mem.	Remote		
CHOLESKY	Sparse Cholesky factorization	tk14.0 input file	44.6M	289K	28.8K	22.5K		
FFT	1D fast Fourier transform	65536 complex points	30.1M	256K	123.8K	59.6K		
LU-CONT	LU factorization with contiguous partitions	512x512 matrix, 32x32 elem. blocks	184M	755K	45.8K	50.7K		
LU-NCONT	LU factorization with non-contiguous partitions	512x512 matrix 32x32 elem. blocks	205M	7508K	66.7K	62.7K		
OCEAN-CONT	Large-scale ocean simulation with contiguous partitions	130x130 grid	48.9M	2009K	52.2K	1.5K		
OCEAN-NCONT	Large-scale ocean simulation with non-contiguous partitions	130x130 grid	65.6M	2374K	284.4K	15.9K		
RADIX	Integer radix sort	262144 keys, radix=1024, max key value=1024	25.9M	197K	23.2K	24.4K		

consists of a total of 104 instructions—of these, 94 are memory references. Given that our processor has two memory units, the memory references alone would dictate a minimum thread switching time of at least 47 cycles. Since we also model the instruction and data cache misses caused by the miss handler code, data dependences, resource constraints, etc., we observe a thread switching latency that is closer to 55 cycles. (The actual thread switching time varies across applications, and in one case is over 100 cycles, as we will see later in Chapter 4.)

We performed our experiments on the following applications from SPLASH-2: CHOLESKY, FFT, LU-CONT, LU-NCONT, OCEAN-CONT, OCEAN-NCONT, and RADIX. Table 3.2 briefly summarizes each application, along with the input data sets and other statistics. The applications are described in more detail below, but for a more complete analysis of the entire SPLASH-2 suite see the study by Woo *et al.* [20]. All applications were compiled using version 2.8.0 of the gcc compiler, with -03 optimization. We used the *MINT3* MIPS instruction interpreter tool (provided by MIPS) to drive our detailed performance model, thus allowing us to simulate all instructions (including the thread-switching code) in a detailed, execution-driven fashion.

3.1 Description of Benchmark Applications

CHOLESKY performs a blocked Cholesky factorization on a sparse matrix. The matrix is factored into the product of a lower triangular matrix and its transpose. It is similar to LU factorization but operates on sparse matrices, which tend to have a larger communication to computation ratio. CHOLESKY has a large amount of synchronization overhead, which is even more pronounced in our simulations because of load imbalance problems.

FFT performs a one-dimensional version of the radix- \sqrt{n} six-step FFT algorithm. The data set consists of n complex points to be transformed, and another n points referred to as the roots of unity. These are organized as $\sqrt{n} \times \sqrt{n}$ matrices. The data is distributed among the processors, so that each processor has contiguous rows in local memory. This algorithm is optimized to minimize interprocessor communication, so there is very little synchronization overhead in FFT other than some possible load imbalance.

LU-CONT and LU-NCONT perform a blocked factorization of a dense matrix into the product of lower triangular and upper triangular matrices. The matrix is divided into blocks to exploit temporal locality. The user can specify a block size to optimize for both good locality and good load balancing. The difference between the contiguous and non-contiguous versions is that in the case of LU-CONT, the elements in a block are allocated contiguously in memory, whereas for LU-NCONT they are not. Using contiguous memory improves spatial locality and reduces false sharing.

OCEAN-CONT and OCEAN-NCONT study large-scale ocean movements based on eddy and boundary currents. The problem grid, which is represented by a 4D-array, is partitioned into smaller subgrids containing the data for each cell. OCEAN-CONT allocates subgrids contiguously in the processor which owns it, while OCEAN-NCONT allocates the subgrids non-contiguously. As with LU, we would expect better locality and reduced false sharing in the contiguous case.

RADIX performs an integer radix sort using an iterative algorithm. In each iteration, a processor generates a local histogram from its assigned keys. The local histograms are then accumulated into a global histogram. Finally, each processor uses the global histogram to permute its keys into a new array for the next iteration.

Chapter 4

Experimental Results

We now present results from our simulation studies. We begin by evaluating the performance of our baseline software-controlled multithreading scheme. To further improve upon this scheme, we evaluate the performance potential of two techniques for reducing overheads: (i) *register partitioning* to reduce the thread switching overheads, and (ii) *miss prediction* to avoid invoking the miss handler upon secondary cache hits.

4.1 Performance of the Baseline Software-Controlled Multithreading Scheme

The results of our first set of experiments can be found in Figure 4.1 along with Tables 4.1 and 4.2. Figure 4.1 shows the performance impact of multithreading with two and four threads per processor on a two-processor machine, and with two threads per processor on a four-processor machine.¹ Each bar is labeled with the number of threads per processor, with the number of processors below that.

The execution times are normalized to the case without multithreading on two processors, and they are broken down into nine categories explaining what happened during all potential

¹Since *MINT3* can only simulate up to eight parallel threads at this point, we were not able to explore larger machine configurations. By focusing on smaller machine configurations, we tend to underestimate the fraction of secondary cache misses that would be remote in a larger machine—hence our results are conservative since the potential performance gains are likely to be larger in larger-scale machines.




Figure 4.1: Performance of the baseline software-controlled multithreading scheme.

graduation slots.² The bottom section (*Busy*) is the number of slots when instructions actually graduate. The *Mem Stall* and *Sync Stall* sections are any non-graduating slots that can be directly attributed to data cache misses or synchronization, respectively. Table 4.1 breaks down the *Mem Stall* slots further into four categories: the first three are when a primary cache miss is ultimately found in the secondary cache, local memory, or requires a remote access, respectively; the fourth case (labeled *Comb.*) is when a primary cache miss is combined with another outstanding miss in progress. Returning to Figure 4.1, the top two sections in the multithreading cases represent slots due to the thread switching code; these are broken down into time spent saving and restoring registers (*TS Regs*) and the remaining miss handler time (*TS Setup*). Finally, the *Inst Stall* section is all other slots where instructions do not graduate. Note that these categories are only a first-order approximation of what is limiting performance, due to the inherent parallelism within an out-of-order superscalar processor and the fact that delaying one dependence tends to exacerbate subsequent dependences.

As we see in Figure 4.1, software-controlled multithreading results in significant speedups ranging from 10% to 16% in four of the seven applications (FFT, LU-CONT, LU-NCONT, and OCEAN-CONT), and more modest speedups of 1-2% in the other three cases. We also see that adding more threads does not necessarily improve performance. For example, OCEAN-CONT (on two processors) goes from a 12% speedup with two threads per processor to a comparable

²The number of graduation slots is the issue width (4 in this case) multiplied by the number of cycles. We focus on graduation rather than issue slots to avoid counting speculative operations that are squashed.

Table 4.1: Breakdown of the performance of the baseline software-controlled multithreading scheme. Performance is normalized to the 2-processor case with no multithreading. Memory stall time is broken down into misses found in the L2 cache, local memory, or remote memory, and misses combined with other misses.

<u> </u>	<u> </u>	# of			1	Breakdo	wn of N	ormaliz	ed Gradi	ation Slo	ts	
	[Threads	Total						to L1 M		Thr	ead
	# of	per	Exec.		Inst.	Sync	Foi		ocation	Below	Swite	hing
Benchmark	Procs	Proc	Time	Busy	Stall	Stall	L2	Mem	Rem.	Comb.	Setup	Regs
	2	L	100.0	12.0	21.9	32.9	2.2	3.3	5.0	22.7	0.0	0.0
		2	98.2	11.4	23.4	33.9	0.7	1.1	0.0	19.1	2.1	6.5
CHOLESKY		4	109.2	11.0	23.3	45.4	0.7	1.0	0.0	19.1	2.1	6.6
	4	1	84.1	6.4	11.2	46.0	0.8	2.5	4.8	12.5	0.0	0.0
		2	87.8	5.8	12.5	46.5	0.1	0.5	0.0	14.8	1.9	5.7
	2	1	100.0	12.1	20.8	19.5	1.1	15.5	15.8	15.1	0.0	0.0
		2	89.9	11.4	19.0	18.2	0.0	0.0	0.0	17.5	5.4	18.4
FFT		4	85.6	10.1	20.1	16.7	0.0	0.0	0.0	15.4	5.2	18.1
	4	1	65.1	5.6	9.7	20.7	0.5	7.6	15.0	6.1	0.0	0.0
ųl		2	59.6	3.8	10.0	19.8	0.0	0.0	0.0	8.7	4.2	13.1
	2	1	100.0	17.8	32.0	14.5	2.0	1.2	3.2	29.2	0.0	0.0
Lu-		2	90.9	17.5	29.4	13.2	0.1	0.2	0.0	27.2	1.5	1.8
CONT		4	96.8	16.8	30.8	16.9	0.1	0.3	0.0	27.4	2.5	2.0
	4	l	61.3	8.9	14.9	16.1	0.9	0.8	5.7	14.1	0.0	0.0
		2	57.4	7.9	15.0	17.7	0.1	0.0	0.0	13.8	1.1	1.8
	2	l	100.0	19.6	15.4	7.6	23.3	1.4	3.4	29.4	0.0	0.0
Lu-		2	87.5	21.0	14.0	7.1	0.3	0.2	0.0	32.3	10.4	2.2
NCONT		4	86.8	19.8	13.3	9.1	0.3	0.3	0.0	31.9	9.9	2.2
	4	1 2	64.1 57.7	11.4	7.4 7.9	12.6 11.0	8.0 0.2	0.1 0.0	5.8 0.0	18.7	0.0	0.0
				للتقبيب بال						21.3	4.8	2.4
	2	1	100.0	19.6	43.7	4.4	12.7	3.8	0.4	15.5	0.0	0.0
OCEAN-		2	89.3	20.4 20.6	39.2 43.5	4.6	0.0	0.0	0.0	17.5	4.9	2.7
CONT	4	4	112.9 50.6	20.6	43.5	11.0 3.1	6.1	0.0	0.0	28.9 8.3	5.5	3.4
	4	2	48.1	9.5	19.8	3.3	0.0	0.7	0.9	8.3 10.5	2.7	0.0 2.3
				15.6	32.1							
	2	1 2	100.0 99.1	15.6	32.1	6.5 6.1	11.2 0.0	13.9	1.2	19.5 28.0	0.0	0.0
OCEAN-		4	99.1 121.2	15.6	35.4	16.4	0.0	0.0	0.0	28.0 33.8	6.5	11.4 13.1
NCONT	4	1	50.9	8.2	16.3	3.0	4.9	7.0	1.0	9.6	0.0	0.0
		2	48.8	7.1	16.2	3.1	0.0	0.0	0.0	13.9	2.7	5.8
	2	1	100.0	18.8	53.5	2.5	2.1	3.8	8.1	11.2	0.0	0.0
	-	2	99.1	18.0	52.9	1.3	0.1	0.2	0.0	11.2	0.0	11.3
RADIX		4	106.1	19.0	54.3	4.8	0.1	0.2	0.0	13.8	1.5	11.5
	- 4	1	53.6	9.7	26.5	1.6	1.0	1.4	7.6	5.7	0.0	0.0
	-	2	53.8	8.4	26.0	0.9	0.1	0.1	0.0	7.9	0.6	9.8
<u> </u>											0.0	

slowdown with four threads per processor. For all applications, however, there is at least one configuration where software-controlled multithreading improves performance.

Let us begin by focusing on the impact of multithreading on memory stall times. We observe that without multithreading, six of the seven applications (all except RADIX) are spending over a third of their time stalled waiting for data when running on two processors; in three of these cases (FFT, LU-NCONT, and OCEAN-NCONT), about one-half of execution time is lost to memory stalls. By exploiting 2-way multithreading on two processors, we are

able to hide 23% to 63% of the memory stall time; in six of the seven cases, multithreading hides over 35% of these stalls. As we see in Table 4.1, the bulk of the remaining miss latency with multithreading is due to misses that combine with other outstanding misses. For these combined misses, we are able to partially (but not fully) hide the memory latency. This effect is accentuated in part because our simple round-robin scheduling scheme blindly restarts the next thread without taking into consideration whether its miss has completed, or whether there are other threads that are ready to run. We chose our simple thread scheduling scheme, however, to minimize thread switching overhead and to avoid deadlock.

The benefit of reduced memory stall times is at least partially offset by the thread switching overheads. In four of the seven applications (CHOLESKY, LU-CONT, LU-NCONT, and OCEAN-CONT), the switching overhead with two threads each on two processors is less than 30% of the original memory stall time; in the other three cases, however, this overhead is almost one-half of the original memory stall time. It is not surprising that the thread switching times are non-trivially large, given that all of the thread switching is performed by software. The good news, however, is that the thread switching times are actually small enough that we do see some non-trivial performance gains. For example, even though FFT experiences a large thread-switching overhead, it still enjoys a 16% speedup with software-controlled multithreading. As we see Figure 4.1 and Table 4.1, the bulk of the thread switching overhead is usually due to saving and restoring registers, as opposed to other time spent in the miss handler. (The major exception to this is LU-NCONT, where most of the time is spent entering the miss handler and then deciding not to switch threads due to the reference hitting in the secondary cache.) Later in this chapter, we will evaluate techniques for reducing this thread-switching overhead.

We observe that multithreading generally had no positive impact on synchronization stalls. Part of the reason for this is that the bulk of the synchronization stalls in these applications are due to barriers. Since barrier stall times are dominated by load imbalance, which is not directly improved by latency tolerance, there is little opportunity for multithreading to improve their performance. In fact, the synchronization stall times become noticeably worse with four threads in several applications due to load imbalance problems.

To provide further insight into the multithreading behavior, Table 4.2 shows the following

	Avg. L2 Cache Miss	Average Run	Average Thread
Benchmark	Latency (cycles)	Length (cycles)	Switch Time (cycles)
CHOLESKY	127	826	71
FFT	114	161	56
LU-CONT	143	1769	57
LU-NCONT	139	1366	53
OCEAN-CONT	84	1125	55
OCEAN-NCONT	83	260	54
RADIX	137	627	108

Table 4.2: Additional statistics on the baseline multithreading scheme.

statistics: (i) the average secondary cache miss latency, which is the latency that a thread switch attempts to hide; (ii) the average run length, which is how long a thread executes between thread switches; and (iii) the average thread switching latency. (These numbers were collected from the case with two threads per processor on two processors, but the same trends hold in the other multithreading configurations.) First, we observe that the average secondary cache miss latency is significantly larger than the average thread switching latency in all cases. If this were not true, then the overhead of multithreading would offset any potential gains. Aside from the two versions of OCEAN (which are dominated by capacity misses, and where there is sufficient locality in the data distribution such that most secondary cache misses hit in local memory), the average miss latencies in the other applications are over 110 cycles due to the fact that a reasonably large fraction of secondary cache misses require remote communication. While five of the seven applications have thread switching latencies ranging from 53 to 57 cycles, CHOLESKY and RADIX experience much larger switching latencies: 71 and 108 cycles, respectively. These larger switching latencies are primarily caused by the application displacing the thread switching instructions and data from the caches between thread switches.

Roughly speaking, we would expect the performance to saturate when the number of additional threads beyond the main thread is equal to $\frac{L}{R+C}$, where L, R, and C are the average miss latency, run length, and thread switching latency, respectively. Given the data in Table 4.2, we would expect to reach this saturation point with only one additional thread per processor, which is generally true. The one noticeable exception—FFT, which benefits from having four threads each on two processors—is also the case with the smallest average run length.

	Avg. Thread Switching Latency (cycles)								
Benchmark	Baseline Case	Register Partitioning							
CHOLESKY	71	26							
FFT	56	18							
LU-CONT	57	20							
LU-NCONT	53	21							
OCEAN-CONT	55	20							
OCEAN-NCONT	54	19							
RADIX	108	37							

Table 4.3: Impact of register partitioning on thread switching latencies.

Finally, we observe that when multiple threads share the same physical cache, they can potentially interfere with each other either *constructively* (by effectively prefetching another thread's working set) or *destructively* (by displacing another thread's working set). While we did not observe any cases where destructive interference was problematic, we did observe a case of positive interference. In LU-NCONT, consecutive threads often access the same cache lines. When these threads are on separate processors, this sharing pattern results in communication and remote accesses. When consecutive threads are assigned to the *same* processor, however (as occurs under multithreading), one thread effectively prefetches the data set of another thread.

In summary, we have seen that our baseline software-controlled multithreading scheme can yield non-trivial performance gains. However, a key bottleneck which is limiting further performance improvement is the time spent switching between threads in software. To address this problem, we now consider techniques for reducing this overhead.

4.2 **Register Partitioning**

As we discussed earlier in Section 2.2.1, one approach to reducing the thread switching overhead is to partition the register set between threads, thereby reducing the number of registers that must be saved and restored. To perform these experiments, we recompiled each application using the -ffixed flag in gcc to control how many user registers could be allocated to a given thread. The following special-purpose MIPS registers could not be partitioned, and must still be saved and restored upon a thread switch: at, v0-v1, a0-a3, gp, sp, fp, ra and fcr31. By partitioning the remaining registers between threads, we were




Figure 4.2: Impact of register partitioning on performance (\mathbf{B} = baseline multithreading, \mathbf{R} = multithreading with register partitioning). Execution times are normalized to the case without multithreading on two processors.

able to reduce the thread switching code to only 34 instructions, 24 of which were memory references. This reduced the average thread switching latency to as little as 18 cycles, as shown in Table 4.3. As we see in Table 4.3, register partitioning reduces the thread switching latency by at least a factor of 2.5 in all cases.

Figure 4.2 shows the impact of register partitioning on performance. For each multithreading case, we show two bars: the bar labeled **B** is the base case (shown earlier in Figure 4.1), and the bar labeled **R** is the case with register partitioning. As we see in Figure 4.2, the results are mixed.

In the cases with four threads per processor, register partitioning improves the performance of only one application: FFT, which enjoys a 7% speedup. For the other six applications, the negative impact of increased register spilling more than offsets the positive impact of faster thread switching. The problem in this case is that partitioning the registers between four threads eliminates three fourths of the user registers available to a given thread. As threads run for longer periods of time between thread switches, it becomes more important to have good register allocation rather than fast thread switching. Hence it is not surprising that the one application which actually benefits from four-way partitioning (FFT) also had the shortest average run length (as shown earlier in Table 4.2).

Register partitioning is more successful when there are only two threads per processor, in part because each thread loses only half of its user registers. As we see in Figure 4.2, two applications (FFT and RADIX) enjoy significant performance gains from register partitioning Table 4.4: Breakdown of the performance for the full register partitioning scheme. Performance is normalized to the 2-processor case with no multithreading. Memory stall time is broken down into misses found in the L2 cache, local memory, or remote memory, and misses combined with other misses.

		# of	1	1		Breakdo	wn of N	ormaliz	ed Gradi	ation Slo		
		Threads	Total				St	alls Due	to L1 M	isses	Thr	
	# of	per	Exec.	_	Inst.	Sync			ocation		Swite	
Benchmark	Procs	Proc	Time	Busy	Stall	Stall	L2	Mem	Rem.	Comb.	Setup	Regs
	2	1	100.0	12.0	21.9	32.9	2.2	3.3	5.0	22.7	0.0	0.0
		2	109.9	14.7	23.2	35.1	0.7	1.1	0.0	31.2	2.1	1.9
CHOLESKY		4	140.3	22.7	23.2	52.1	0.7	1.0	0.0	37.2	2.1	1.4
	4	1	84.1	6.4	11.2	46.0	0.8	2.5	4.8	12.5	0.0	0.0
		2	90.5	7.2	11.5	48.6	0.1	0.5	0.0	18.8	2.1	1.8
	2	1	100.0	12.1	20.8	19.5	1.1	15.5	15.8	15.1	0.0	0.0
		2	81.0	11.5	22.1	17.4	0.0	0.0	0.0	20.1	5.5	4.3
FFT		4	79.8	10.6	22.1	18.7	0.0	0.0	0.0	18.9	5.4	4.0
	4	1	65.1	5.6	9.7	20.7	0.5	7.6	15.0	6.1	0.0	0.0
		2	58.9	4.6	11.1	21.0	0.0	0.0	0.0	14.6	4.5	3.0
	2	1	100.0	17.8	32.0	14.5	2.0	1.2	3.2	29.2	0.0	0.0
Lu-		2	90.0	17.5	28.8	13.2	0.1	0.2	0.0	28.3	1.5	0.4
CONT		4	104.8	16.9	33.7	15.9	0.1	0.3	0.0	34.9	2.5	0.4
	4	1 2	61.3 55.9	8.9	14.9	16.1 16.7	0.9	0.8	5.7 0.0	14.1 15.2	0.0	0.0
							0.1	0.0			1.1	0.4
	2	1	100.0	19.6	15.4	7.6	23.3	1.4	3.4	29.4	0.0	0.0
Lu-		2	91.5	22.3	14.0	7.4 12.8	0.3	0.2	0.0	36.3 31.9	10.4 9.9	0.7
NCONT	4	4	90.3	20.1	14.4	12.8	0.3	0.3	0.0	18.7	9.9 0.0	0.0
	4	2	64.1 60.8	11.4	7.4	12.0	0.2	0.1	5.8 0.0	23.3	4.8	0.0
<u>u </u>	2		100.0	19.6	43.7	4.4	12.7	3.8	0.4	15.5	0.0	0.0
	4	1 2	96.4	23.7	43.7	4.4	0.0	0.0	0.4	21.0	5.1	0.0
OCEAN-		4	142.8	30.8	41.5	20.3	0.0	0.0	0.0	37.1	6.5	1.1
CONT	4	- 1	50.5	10.4	21.1	3.1	6.1	0.0	0.9	8.3	0.0	0.0
	•	2	51.6	11.9	20.8	3.9	0.0	0.0	0.0	11.7	2.7	0.6
	2	1	100.0	15.6	32.1	6.5	11.2	13.9	1.2	19.5	0.0	0.0
	-	2	98.3	18.1	31.4	6.2	0.0	0.0	0.0	33.0	6.4	3.2
OCEAN-		4	182.7	27.5	39.8	47.4	0.0	0.0	0.0	57.1	7.5	3.4
NCONT	-4	1	50.9	8.2	16.3	3.0	4.9	7.0	1.0	9.6	0.0	0.0
		2	50.0	9.9	17.0	3.0	0.0	0.0	0.0	15.5	2.9	1.7
<u> </u>	2	1	100.0	18.8	53.5	2.5	2.1	3.8	8.1	11.2	0.0	0.0
		2	93.5	18.1	52.0	1.2	0.1	0.1	0.0	17.9	0.9	3.2
RADIX		4	109.0	24.9	55.1	6.5	0.0	0.0	0.0	17.9	1.4	3.2
	4	1	53.6	9.7	26.5	1.6	1.0	1.4	7.6	5.7	0.0	0.0
		2	51.3	9.7	26.2	1.2	0.0	0.1	0.0	11.0	0.6	2.5

with two threads per processor, and one application (LU-CONT) enjoys a modest speedup. As we saw earlier in Figure 4.1, FFT, OCEAN-NCONT, and RADIX each spend over 10% of their time saving and restoring registers to perform thread switches in the baseline case. Hence it is not surprising that we see large performance gains due to register partitioning in FFT and RADIX. In contrast, OCEAN-NCONT has higher register pressure than either FFT or RADIX, and consequently it loses too much performance due to register spilling to make up for the faster thread switching time.




Figure 4.3: Performance for dynamic miss prediction scheme based on two-bit counters.

Overall, we see that register partitioning can potentially improve performance by reducing the number of registers that must be saved and restored upon a thread switch. For example, in the case of RADIX, software-controlled multithreading offers almost no speedup on two processors in the baseline case, but it enjoys a 7% speedup with register partitioning. However, register partitioning is a technique that must be used with caution, since it can hurt performance if it causes too much register spilling. For example, with four threads per processor, the penalty of increased spilling due to having only 25% of the original user registers almost always outweighs the benefits of reduced switching overhead. Since the decision of whether to perform partitioning is controlled by software, the programmer has the flexibility to choose the option that works best for a given application. An even better solution would be for the compiler to make this decision *automatically*, which may be feasible since the compiler is aware of register spilling when it performs register allocation, and could adjust the degree of partitioning accordingly.

4.3 Miss Prediction

The final optimization that we consider is using prediction techniques to avoid invoking the miss handler upon primary cache misses which hit in the secondary cache (as discussed earlier in Section 2.2.2). The basic idea is to predict the conditional probability of a secondary cache miss given a primary cache miss for a specific reference, and to use this information at the time when a primary miss is detected to decide whether or not to actually invoke the miss

Table 4.5: Breakdown of performance for the dynamic miss prediction scheme based on two-bit counters. Performance is normalized to the 2-processor case with no multithreading. Memory stall time is broken down into misses found in the L2 cache, local memory, or remote memory, and misses combined with other misses.

$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		· · · · · · · · · · · · · · · · · · ·	# of		<u> </u>		Breakdo	wn of N	lormaliz	ed Gradi	uation Slo	ts		Miss
Benchmark Procs Proc Time Busy Stall L2 Mem Rem. Comb. Setup Regs (%) CHOLESKY 1 100.0 11.3 17.9 34.0 2.2 3.8 5.8 25.0 0.0 0.0 0.0 CHOLESKY 4 107.2 11.7 18.7 35.3 2.2 2.9 1.2 24.7 1.8 8.6 70.2 4 1 83.6 5.8 9.2 44.2 0.9 2.8 5.5 13.2 0.0 <t< td=""><td>11 1</td><td></td><td>Threads</td><td>Total</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>Pred</td></t<>	11 1		Threads	Total										Pred
2 1 100.0 11.3 17.9 34.0 2.2 3.8 5.8 25.0 0.0 0.0 0.0 CHOLBSKY 2 102.8 11.1 19.6 34.5 2.0 2.3 0.2 23.6 1.7 7.8 78.6 4 107.2 11.7 18.7 35.3 2.2 2.9 1.2 24.7 1.8 8.6 f78.6 4 1 83.6 5.8 9.2 46.2 0.9 2.8 5.5 13.2 0.0		# of												
CHOLBSKY 2 102.8 11.1 19.6 34.5 2.0 2.3 0.2 23.6 1.7 7.8 78.6 CHOLBSKY 4 107.2 11.7 18.7 35.3 2.2 2.3 1.2 24.7 1.8 8.6 70.2 4 1 83.6 5.8 9.2 46.2 0.9 2.8 5.5 13.2 0.0 0.0 0.0 2 87.8 5.1 11.1 47.6 1.0 1.2 0.6 13.9 1.1 6.2 91.7 4 1 0.0 1.1.6 18.6 18.1 1.7 16.0 16.9 17.0 0.0 0.0 0.0 1.0	Benchmark	Procs	Proc	Time	Busy	Stall	Stail	L2	Mem	Rem.	Comb.	Setup	Regs	(%)
CHOLBSKY 4 107.2 11.7 18.7 35.3 2.2 2.9 1.2 24.7 1.8 8.6 70.2 4 1 83.6 5.8 9.2 46.2 0.9 2.8 5.5 13.2 0.0 0.0 0.0 0.0 2 87.8 5.1 11.1 47.6 1.0 1.2 0.6 13.3 1.1 6.6 13.9 1.1 6.6 13.5 1.1 2.3 0.9 17.0 4.1 20.6 78.3 4 1 64.5 6.1 10.9 23.0 1.1 4.5 12.4 6.5 0.0 0.0 0.0 2 61.2 3.1 12.3 22.6 1.0 0.3 0.1 7.7 2.6 11.4 96.1 Lu- cont 2 94.0 14.9 22.4 19.4 3.2 1.1 0.7 29.5 0.5 2.4 74.2 Lu- cont 4 102.9 <td></td> <td>2</td> <td>1</td> <td>100.0</td> <td>11.3</td> <td>17.9</td> <td>34.0</td> <td></td> <td>3.8</td> <td>5.8</td> <td>25.0</td> <td>0.0</td> <td></td> <td></td>		2	1	100.0	11.3	17.9	34.0		3.8	5.8	25.0	0.0		
4 1 83.6 5.8 9.2 46.2 0.9 2.8 5.5 13.2 0.0 0.0 0.0 2 87.8 5.1 11.1 47.6 1.0 1.2 0.6 13.9 1.1 62.8 81.7 FFT 2 1 100.0 11.6 18.6 18.1 1.7 16.0 16.9 17.0 0.0 0.0 0.0 0.0 4 92.4 10.9 20.6 13.5 1.4 2.6 1.7 18.7 3.6 19.5 79.3 4 1 64.5 6.1 10.9 23.0 1.1 4.5 12.4 6.5 0.0 0.0 0.0 2 1 100.0 15.3 24.5 19.6 2.9 1.3 3.6 32.7 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0			2		11.1					0.2		1.7		
2 87.8 5.1 11.1 47.6 1.0 1.2 0.6 13.9 1.1 6.2 81.7 FFT 2 90.3 10.3 17.2 16.9 1.1 2.3 0.9 17.0 0.0	CHOLESKY													
FFT 2 1 100.0 11.6 18.6 18.1 1.7 16.0 16.9 17.0 0.0 0.0 0.0 4 92.4 10.9 20.6 13.5 1.4 2.3 0.9 17.0 4.1 20.6 78.6 4 92.4 10.9 20.6 13.5 1.4 2.6 1.7 18.7 3.6 19.5 79.3 4 1 64.5 6.1 10.9 23.0 1.1 4.5 12.4 6.5 0.0 <th< td=""><td>Cholesky Fft Lu- cont Lu- ncont Ocean- cont Ocean- ncont</td><td>4</td><td>-</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></th<>	Cholesky Fft Lu- cont Lu- ncont Ocean- cont Ocean- ncont	4	-											
FFT 2 90.3 10.3 17.2 16.5 1.1 2.3 0.9 17.0 4.1 20.6 78.6 4 92.4 10.9 20.6 13.5 1.4 2.6 1.7 18.7 3.6 19.5 79.3 4 1 64.5 6.1 10.9 22.6 1.0 0.3 0.1 7.7 2.6 11.4 96.1 4 1 66.5 6.1 10.9 22.6 1.0 0.3 0.1 7.7 2.6 11.4 96.1 Lu- CONT 2 1 100.0 15.3 24.5 19.6 2.9 1.3 3.6 32.7 0.0 0.0 0.0 4 102.9 13.4 24.0 5.5 2.0 1.9 31.3 0.5 2.6 67.7 4 102.9 13.4 27.9 1.9 4.4 34.3 0.0 0.0 0.0 Lu- NCONT 4 10.0.0			2	87.8	5.1			1.0	1.2	0.6		1.1		81.7
FFT 4 92.4 10.9 20.6 13.5 1.4 2.6 1.7 18.7 3.6 19.5 79.3 4 1 64.5 6.1 10.9 23.0 1.1 4.5 12.4 6.5 0.0 0.0 0.0 0.0 2 61.2 3.1 12.3 22.6 1.0 0.3 0.1 7.7 2.6 11.4 96.1 2 94.0 14.9 22.4 19.4 3.2 1.1 0.7 29.5 0.5 2.4 74.2 4 102.9 13.4 21.8 24.0 5.5 2.0 1.9 31.3 0.5 2.6 67.7 4 169.5 7.8 11.6 23.9 1.3 1.0 7.4 16.4 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 <		2	-											
And 1 64.5 6.1 10.9 23.0 1.1 4.5 12.4 6.5 0.0 0.0 0.0 2 61.2 3.1 12.3 22.6 1.0 0.3 0.1 7.7 2.6 11.4 96.1 Lu- CONT 2 1 100.0 15.3 24.5 19.6 2.9 1.3 3.6 32.7 0.0 0.0 0.0 2 94.0 14.9 22.4 19.4 3.2 1.1 0.7 29.5 0.5 2.4 74.2 4 102.9 13.4 21.8 24.0 5.5 2.0 1.9 31.3 0.5 2.4 74.2 4 1 69.5 7.8 11.6 23.9 1.3 1.0 7.4 16.4 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0			-											
2 61.2 3.1 12.3 22.6 1.0 0.3 0.1 7.7 2.6 11.4 96.1 LU- CONT 2 94.0 14.9 22.4 19.4 3.2 1.1 0.7 29.5 0.5 2.4 74.2 4 102.9 13.4 21.4 19.4 3.2 1.1 0.7 29.5 0.5 2.4 74.2 4 102.9 13.4 21.8 24.0 5.5 2.0 1.9 31.3 0.5 2.6 67.7 74.2 4 1 69.5 7.8 11.6 23.9 1.3 1.0 7.4 16.4 0.0 0.0 0.0 1 100.0 16.0 7.5 8.1 27.9 1.9 4.4 34.3 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0	FFT													
Lu- CONT 2 1 100.0 15.3 24.5 19.6 2.9 1.3 3.6 32.7 0.0 0.0 0.0 Lu- CONT 2 94.0 14.9 22.4 19.4 3.2 1.1 0.7 29.5 0.5 2.4 74.2 4 102.9 13.4 21.8 24.0 5.5 2.0 1.9 31.3 0.5 2.6 67.7 4 1 69.5 7.8 11.6 23.9 1.0 0.0 1.2 15.3 0.4 2.4 76.8 Lu- NCONT 2 1 100.0 16.0 7.5 8.1 27.9 1.9 4.4 34.3 0.0 0.0 0.0 2 96.3 14.6 7.5 6.1 27.6 1.5 1.7 34.9 0.4 2.0 85.3 4 1 62.2 9.1 4.0 13.0 8.3 0.1 7.3 19.4 0.0 0.0		4											•••	
Lu- CONT 2 94.0 14.9 22.4 19.4 3.2 1.1 0.7 29.5 0.5 2.4 74.2 CONT 4 102.9 13.4 21.8 24.0 5.5 2.0 1.9 31.3 0.5 2.6 67.7 4 1 69.5 7.8 11.6 23.9 1.3 1.0 7.4 16.4 0.0 0.0 0.0 2 67.3 6.5 11.2 29.3 1.0 0.0 1.2 15.3 0.4 2.4 76.8 LU- NCONT 2 96.3 14.6 7.5 8.1 27.6 1.5 1.7 34.3 0.0 0.0 8.9 LU- NCONT 4 1 62.2 9.1 4.0 13.5 8.8 0.1 7.3 19.4 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 <td></td> <td></td> <td>2</td> <td></td> <td></td> <td></td> <td></td> <td>,</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>			2					,						
Lu- CONT 4 102.9 13.4 21.8 24.0 5.5 2.0 1.9 31.3 0.5 2.6 67.7 4 1 69.5 7.8 11.6 23.9 1.3 1.0 7.4 16.4 0.0 0.0 0.0 2 67.3 6.5 11.2 29.3 1.0 0.0 1.2 15.3 0.4 2.4 76.8 Lu- NCONT 2 1 100.0 16.0 7.5 8.1 27.9 1.9 4.4 34.3 0.0		2												
CONT 4 102.9 13.4 21.8 24.0 5.5 2.0 1.9 31.3 0.5 2.8 67.7 4 1 69.5 7.8 11.6 23.9 1.3 1.0 7.4 16.4 0.0 0.0 0.0 2 67.3 6.5 11.2 29.3 1.0 0.0 1.2 15.3 0.4 2.4 76.8 Lu- 2 96.3 14.6 7.5 6.1 27.6 1.5 1.7 34.9 0.4 2.0 85.9 4 93.2 15.3 7.8 4.4 27.6 2.0 0.6 32.9 0.5 2.0 71.6 MCONT 4 1 62.2 9.1 4.0 13.5 8.8 0.1 7.3 19.4 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0	Lu-													
4 1 69.5 7.8 11.6 23.9 1.3 1.0 7.4 16.4 0.0 0.0 0.0 2 67.3 6.5 11.2 29.3 1.0 0.0 1.2 15.3 0.4 2.4 76.8 Lu- NCONT 2 96.3 14.6 7.5 8.1 27.9 1.9 4.4 34.3 0.0 0.0 0.0 2 96.3 14.6 7.5 6.1 1.7 1.9 4.4 34.3 0.0 0.0 0.0 4 93.2 15.3 7.8 4.4 27.6 1.5 1.7 34.9 0.4 2.0 85.9 4 1 62.2 9.1 4.0 13.0 8.3 0.1 7.3 19.4 0.0 0.0 0.0 0 62.2 9.9 8.1 4.0 13.0 8.3 0.1 3.1 2.0 4.1 5.5 6.5 0 62.1	u I													
Lu- NCONT 2 1 100.0 16.0 7.5 8.1 27.9 1.9 4.4 34.3 0.0 0.0 0.0 Lu- NCONT 2 96.3 14.6 7.5 6.1 27.6 1.5 1.7 34.9 0.4 2.0 85.9 4 93.2 15.3 7.8 4.4 27.6 2.0 0.6 32.9 0.5 2.0 71.6 4 1 62.2 9.1 4.0 13.5 8.8 0.1 7.3 19.4 0.0 0.0 0.0 2 100.0 17.5 39.8 3.3 19.2 4.5 0.4 15.2 0.0 0.0 0.0 0 2 104.0 16.7 38.3 3.8 18.7 3.9 0.9 15.2 1.1 5.2 5.5 4 119.0 17.0 39.7 11.2 15.2 5.7 0.8 22.8 1.3 5.4 53.9		4	÷			-								
LU- NCONT 2 96.3 14.6 7.5 6.1 27.6 1.5 1.7 34.9 0.4 2.0 85.9 4 93.2 15.3 7.8 4.4 27.6 2.0 0.6 32.9 0.5 2.0 71.6 4 1 62.2 9.1 4.0 13.5 8.8 0.1 7.3 19.4 0.0 0.0 0.0 2 59.9 8.1 4.0 13.0 8.3 0.1 3.1 20.4 0.4 2.4 83.3 0 2 104.0 16.7 38.3 3.8 18.7 3.9 0.9 15.2 1.1 5.2 56.5 4 119.0 17.0 39.7 11.2 15.2 5.7 0.8 22.8 1.3 5.4 53.9 0 4 1 50.3 9.3 19.7 2.7 8.9 0.8 1.1 7.9 0.0 0.0 0.0 0.0 0		I			1									
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		2												
NCONT 4 1 62.2 9.1 4.0 13.5 8.8 0.1 7.3 19.4 0.0 0.0 0.0 QCEAN- CONT 2 1 100.0 17.5 39.8 3.3 19.2 4.5 0.4 15.2 0.0 0.0 0.0 0.0 QCEAN- CONT 2 1 100.0 17.5 39.8 3.3 19.2 4.5 0.4 15.2 0.0 0.0 0.0 0.0 4 119.0 17.0 39.7 11.2 15.2 5.7 0.8 22.8 1.3 5.4 53.9 4 1 50.3 9.3 19.7 2.7 8.9 0.8 1.1 7.9 0.0	Lu-	ł										-		
2 59.9 8.1 4.0 13.0 8.3 0.1 3.1 20.4 0.4 2.4 83.3 OCEAN- CONT 2 1 100.0 17.5 39.8 3.3 19.2 4.5 0.4 15.2 0.0 0.0 0.0 QCEAN- CONT 4 119.0 17.0 39.7 11.2 15.2 5.7 0.8 22.8 1.3 5.4 53.9 4 119.0 17.0 39.7 11.2 15.2 5.7 0.8 22.8 1.3 5.4 53.9 4 119.0 17.0 39.7 2.7 8.9 0.8 1.1 7.9 0.0 0.0 0.0 2 50.8 8.1 19.4 3.5 7.2 1.3 0.6 7.9 0.4 2.4 49.1 0CEAN- NCONT 2 100.0 15.4 30.7 3.3 11.5 18.1 1.1 19.9 0.0 0.0 0.0 0.0	NCONT									÷				
OCEAN- CONT 2 1 100.0 17.5 39.8 3.3 19.2 4.5 0.4 15.2 0.0 0.0 0.0 QCEAN- CONT 2 104.0 16.7 38.3 3.8 18.7 3.9 0.9 15.2 1.1 5.2 5.65 4 119.0 17.0 39.7 11.2 15.2 5.7 0.8 22.8 1.3 5.4 53.9 4 1 50.3 9.3 19.7 2.7 8.9 0.8 1.1 7.9 0.0 0.0 0.0 2 50.8 8.1 19.4 3.5 7.2 1.3 0.6 7.9 0.4 2.4 49.1 0CEAN- NCONT 2 98.9 12.7 30.0 3.2 10.2 3.4 0.1 21.1 3.7 14.6 77.3 4 119.5 11.3 31.6 16.1 10.5 5.3 0.8 24.9 3.8 15.2 68.1		4												
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	<u> </u>													
OCEAN- CONT 4 119.0 17.0 39.7 11.2 15.2 5.7 0.8 22.8 1.3 5.4 53.9 MCONT 4 1 50.3 9.3 19.7 2.7 8.9 0.8 1.1 7.9 0.0 0.0 0.0 2 50.8 8.1 19.4 3.5 7.2 1.3 0.6 7.9 0.4 2.4 49.1 0 2 50.8 8.1 19.4 3.5 7.2 1.3 0.6 7.9 0.4 2.4 49.1 0 2 98.9 12.7 30.0 3.2 10.2 3.4 0.1 21.1 3.7 14.6 77.3 0 2 98.9 12.7 30.0 3.2 10.2 3.4 0.1 21.1 3.7 14.6 77.3 0 4 119.5 11.3 31.6 16.1 10.5 5.3 0.8 24.9 3.8 15.2		2		1 1										
CONT 4 1 50.3 9.3 19.7 2.7 8.9 0.8 1.1 7.9 0.0	OCEAN-		_		Q = 2 2									
2 50.8 8.1 19.4 3.5 7.2 1.3 0.6 7.9 0.4 2.4 49.1 OCEAN- NCONT 2 1 100.0 15.4 30.7 3.3 11.5 18.1 1.1 19.9 0.0 0.0 0.0 2 98.9 12.7 30.0 3.2 10.2 3.4 0.1 21.1 3.7 14.6 77.3 4 119.5 11.3 31.6 16.1 10.5 5.3 0.8 24.9 3.8 15.2 68.1 4 1 50.6 8.0 15.2 2.1 5.6 9.1 1.0 9.6 0.0 0.0 0.0 2 50.7 3.9 17.5 4.9 4.0 1.9 0.7 10.2 1.1 6.5 54.7 2 90.9 13.3 64.9 0.5 1.7 1.7 1.0 5.5 0.5 10.7 71.9 RADIX 4	CONT		-							4.4				
2 1 100.0 15.4 30.7 3.3 11.5 18.1 1.1 19.9 0.0 0.0 0.0 2 98.9 12.7 30.0 3.2 10.2 3.4 0.1 21.1 3.7 14.6 77.3 4 119.5 11.3 31.6 16.1 10.5 5.3 0.8 24.9 3.8 15.2 68.1 4 1 50.6 8.0 15.2 2.1 5.6 9.1 1.0 9.6 0.0		4	_				-							
OCEAN- NCONT 2 98.9 12.7 30.0 3.2 10.2 3.4 0.1 21.1 3.7 14.6 77.3 4 119.5 11.3 31.6 16.1 10.5 5.3 0.8 24.9 3.8 15.2 68.1 4 1 50.6 8.0 15.2 2.1 5.6 9.1 1.0 9.6 0.0 0.0 0.0 2 50.7 3.9 17.5 4.9 4.0 1.9 0.7 10.2 1.1 6.5 54.7 2 50.7 3.9 17.5 4.9 4.0 1.9 0.7 10.2 1.1 6.5 54.7 2 99.9 13.3 64.9 0.5 1.7 1.7 1.0 5.5 0.5 10.7 71.9 4 107.7 13.8 65.3 4.8 0.6 0.6 0.9 6.8 1.3 12.8 69.5 4 1 56.1							_							
OCEAN- NCONT 4 119.5 11.3 31.6 16.1 10.5 5.3 0.8 24.9 3.8 15.2 68.1 MCONT 4 1 50.6 8.0 15.2 2.1 5.6 9.1 1.0 9.6 0.0 0.0 0.0 0.0 2 50.7 3.9 17.5 4.9 4.0 1.9 0.7 10.2 1.1 6.5 54.7 2 99.9 13.3 64.9 0.5 1.7 1.7 1.0 5.5 0.5 10.7 71.9 RADIX 4 107.7 13.8 65.3 4.8 0.6 0.6 0.9 6.8 1.3 12.8 69.5 4 107.7 13.8 65.3 4.8 0.6 0.6 0.9 6.8 1.3 12.8 69.5 4 107.7 13.8 65.3 4.8 0.6 0.6 0.9 6.8 1.3 12.8 69.5 <tr< td=""><td></td><td>4</td><td></td><td></td><td></td><td></td><td></td><td>_</td><td></td><td></td><td></td><td></td><td></td><td></td></tr<>		4						_						
NCONT 4 1 50.6 8.0 15.2 2.1 5.6 9.1 1.0 9.6 0.0 0.0 0.0 2 50.7 3.9 17.5 4.9 4.0 1.9 0.7 10.2 1.1 6.5 54.7 RADIX 2 1 100.0 15.1 65.0 2.5 1.8 3.4 7.2 5.0 0.0 0.0 0.0 0.0 2 99.9 13.3 64.9 0.5 1.7 1.7 1.0 5.5 0.5 10.7 71.9 4 107.7 13.8 65.3 4.8 0.6 0.6 0.9 6.8 1.3 12.8 69.5 4 1 56.1 8.5 32.6 1.9 0.1 0.3 9.8 2.9 0.0 0.0 0.0	OCEAN-													
2 50.7 3.9 17.5 4.9 4.0 1.9 0.7 10.2 1.1 6.5 54.7 2 1 100.0 15.1 65.0 2.5 1.8 3.4 7.2 5.0 0.0 0.0 0.0 2 99.9 13.3 64.9 0.5 1.7 1.7 1.0 5.5 0.5 10.7 71.9 RADIX 4 107.7 13.8 65.3 4.8 0.6 0.6 0.9 6.8 1.3 12.8 69.5 4 10 56.1 8.5 32.6 1.9 0.1 0.3 9.8 2.9 0.0 0.0 0.0	NCONT	4												
2 1 100.0 15.1 65.0 2.5 1.8 3.4 7.2 5.0 0.0 0.0 0.0 2 99.9 13.3 64.9 0.5 1.7 1.7 1.0 5.5 0.5 10.7 71.9 4 107.7 13.8 65.3 4.8 0.6 0.6 0.9 6.8 1.3 12.8 69.5 4 1 56.1 8.5 32.6 1.9 0.1 0.3 9.8 2.9 0.0 0.0 0.0			-	- + - +										
2 99.9 13.3 64.9 0.5 1.7 1.7 1.0 5.5 0.5 10.7 71.9 4 107.7 13.8 65.3 4.8 0.6 0.6 0.9 6.8 1.3 12.8 69.5 4 1 56.1 8.5 32.6 1.9 0.1 0.3 9.8 2.9 0.0 0.0 0.0														1
RADIX 4 107.7 13.8 65.3 4.8 0.6 0.6 0.9 6.8 1.3 12.8 69.5 4 1 56.1 8.5 32.6 1.9 0.1 0.3 9.8 2.9 0.0 0.0 0.0												•••		
4 1 56.1 8.5 32.6 1.9 0.1 0.3 9.8 2.9 0.0 0.0 0.0	BADIX													
		4	-											
			2	55.4	6.2	32.6	0.5	0.1	0.2	0.9	3.2	0.5	11.1	71.4

handler. In theory, this could allow us to reduce some of the *TS Setup* time shown earlier in Figure 4.1. However, based on the results of our experiments, this optimization does not appear to be useful in practice.

Figure 4.3 shows the results of our experiments with dynamic hardware prediction, based on two-bit saturating counters. Table 4.5 shows this same information with memory overheads further broken down. As can be seen, we were unable to achieve any speedup over the baseline case. The fundamental problem is that accurately predicting the conditional probability of a secondary cache miss given a primary cache miss is difficult, and the penalty of a false negative (i.e. failing to predict a secondary cache miss) is extremely large, since we will fail to hide any of the miss latency in that case. (In contrast, the penalty of a false positive is much smaller, since we will quickly discover the mistake after entering the miss handler.)

Another possibility is to use stride predictors. However these are not likely to be helpful to us, since both the primary and secondary caches share the same line size. While it is easy to predict that a large fraction of references will hit in the secondary cache (especially those that enjoy spatial locality), most of these references *also* hit in the primary cache, in which case the miss handler would not be invoked anyway.

In order to find the upper bound on performance improvement through miss prediction schemes, we performed simulations for perfect miss prediction, i.e. a mechanism with a prediction accuracy of 100%. The results are shown in Figure 4.4 and Table 4.6. While a few applications show improvement, the gains are only a few percent over the baseline case. Applications like LU-NCONT and OCEAN-CONT which have a large number of primary cache misses that hit in the secondary cache show the most improvement. This is because we no longer incur the overhead of unnecessarily calling the miss-handler, and immediately returning when the miss is determined to be a secondary cache hit. As a result, LU-NCONT shows a 7% improvement over the baseline case, with smaller improvements in the remaining applications. ³

Hence all of the realistic predictors that we considered actually *hurt* performance by generating too many false negatives. The lesson that we have learned from these experiments is that it is far more important to reduce the overhead associated with actually switching threads (the largest component of which is saving and restoring registers) than trying to avoid invoking the miss handler in cases where a thread switch is unnecessary. Even if a very accurate miss predictor could feasibly be implemented, it would only be noticeably useful for applications in which the vast majority of cache misses are secondary cache hits.

³Note that only a fraction of the TS Setup time can be eliminated, since much of it is due to real thread switches.




Figure 4.4: Performance for the perfect miss prediction scheme.

Table 4.6: Breakdown of performance for the perfect miss prediction scheme. Performance is normalized to the 2-processor case with no multithreading. Memory stall time is broken down into misses found in the L2 cache, local memory, or remote memory, and misses combined with other misses.

		# of				Breakdo	wn of N	ormaliz	ed Gradu	ation Slo		
		Threads	Total						to L1 M		Thr	
	# of	per	Exec.		Inst.	Sync			ocation I		Swite	
Benchmark	Procs	Proc	Time	Busy	Stall	Stall	L2	Mem	Rem.	Comb.	Setup	Regs
	2	1	100.0	11.3	17.9	34.0	2.2	3.6	5.9	25.1	0.0	0.0
		2	96.8	10.6	19.4	34.3	2.0	1.2	0.0	21.5	0.9	6.8
CHOLESKY		4	104.0	9.7	19.3	44.8	2.0	1.1	0.0	19.9	0.8	6.3
	4	1	83.5	5.8	9.2	46.1	0.9	2.8	5.5	13.2	0.0	0.0
		2	84.3	4.5	10.7	47.1	1.0	0.6	0.0	13.3	0.8	6.2
	2	1	100.0	11.6	18.6	18.1	1.7	16.0	16.9	17.0	0.0	0.0
		2	86.7	10.1	19.6	16.9	1.3	0.0	0.0	19.0	1.8	18.0
FFT		4	82.0	9.5	19.0	15.3	1.2	0.0	0.0	18.2	1.7	17.1
	4	1	64.5 55.2	5.4 3.0	8.8 10.5	18.9 18.0	0.7	0.0	0.0	8.3	0.0	0.0 13.6
								· · · · · · · · · · · · · · · · · · ·				
	2	1	100.0	15.3	24.5	19.7	2.9 2.9	1.3	3.6 0.0	32.7 29.2	0.0	0.0 2.3
Lu-		4	91.3 95.0	14.8 14.4	22.1 22.8	19.4 24.1	2.9	0.3	0.0	29.2	0.3	2.5
CONT			95.0 69.5	7.8	11.6	24.1	1.3	1.0	7.4	16.4	0.0	0.0
	-1	2	65.7	7.0	11.9	24.3	1.6	0.2	0.0	18.3	0.3	2.1
<u> </u>	2	1	100.0	16.0	7.5	8.1	27.9	1.9	4.4	34.3	0.0	0.0
	-	2	82.0	18.5	7.6	8.7	0.3	0.3	0.0	44.1	0.3	2.2
ես-		4	81.4	17.3	7.2	11.3	0.3	0.3	0.0	42.3	0.3	2.4
NCONT	4	1	62.2	9.1	4.0	13.5	8.8	0.1	7.3	19.4	0.0	0.0
		2	54.7	8.2	4.2	12.2	0.2	0.2	0.0	26.8	0.3	2.6
	2	1	100.0	17.5	39.8	3.3	19.2	4.5	0.4	15.2	0.0	0.0
		2	85.1	18.6	38.3	3.6	0.0	0.0	0.0	19.8	0.6	4.2
OCEAN-		4	105.7	18.8	39.9	12.1	0.0	0.0	0.0	28.5	0.8	5.6
CONT	4	1	50.3	9.3	19.7	2.7	8.9	0.8	1.1	7.9	0.0	0.0
		2	44.3	8.2	19.5	2.9	0.0	0.0	0.0	10.5	0.4	2.8
	2	1	100.0	15.4	30.7	3.3	11.5	18.1	1.1	19.9	0.0	0.0
OCEAN-		2	96.2	12.8	30.6	3.0	10.4	0.0	0.0	22.7	2.6	13.9
NCONT		4	112.2	12.7	33.5	14.1	9.9	0.0	0.0	24.5	2.7	15.0
INCONT	4	1	50.6	8.0	15.2	2.1	5.6	9.1	1.0	9.6	0.0	0.0
		2	48.1	3.3	15.8	2.6	5.2	0.0	0.0	11.5	1.3	8.4
	2	1	100.0	15.1	65.0	2.5	1.8	3.4	7.2	5.0	0.0	0.0
		2	99.0	13.5	65.0	0.4	1.8	0.5	0.7	4.6	0.5	11.9
RADIX		4	104.9	13.9	65.3	4.2	1.8	0.6	0.8	5.2	0.5	12.5
	4	1	56.1	8.5	32.6	1.9	0.1	0.3	9.8	2.9	0.0	0.0
L		2	54.2	6.1	32.7	0.5	0.1	0.3	0.7	3.3	0.4	10.0

Chapter 5

Conclusions

In contrast with previous studies on using multithreading to tolerate memory latencies in tightly-coupled machines, we have considered a completely new approach: one that is *software-controlled*, rather than hardware-controlled. The advantage of our approach is that due to its much simpler hardware support, it does not run the risk of degrading single-thread performance in applications which cannot benefit from multithreading (e.g., those that do not contain parallel threads). For example, our scheme does not require any modifications to the register file, unlike hardware-controlled schemes which typically require a much larger register file (thereby increasing register access latencies). The primary hardware support required by our scheme is *informing memory operations*, which have already been shown to be useful for a wide variety of purposes other than multithreading, and which are not expected to degrade single-thread performance.

Our experimental results demonstrate that software-controlled multithreading can result in significant performance gains. In our baseline scheme, four of seven applications speed up by 10% or more, with one application speeding up by 16% (FFT). By judiciously applying *register partitioning* to reduce the thread switching overhead in cases where it does not result in excessive register spilling, we can enjoy even larger speedups: e.g., an overall speedup of 25% in the case of FFT. Since both remote latencies and the amount of remote communication are expected to increase with larger numbers of processors, we expect even greater performance gains on larger scale multiprocessors.

As we look to the future, software-controlled multithreading should become even more at-

tractive as instruction overhead becomes less and less expensive relative to memory latency. Software-controlled multithreading is a gentle path to providing the performance benefits of multithreading when it matters the most, without biting off the full cost and overheads associated with hardware-controlled multithreading. The attractiveness of software-controlled multithreading provides another compelling reason for future microprocessors to support informing memory operations.

Bibliography

- A. Agarwal, B.-H. Lim, D. Kranz, and J. Kubiatowicz. APRIL: A Processor Architecture for Multiprocessing. In Proceedings of the 17th Annual International Symposium on Computer Architecture, pages 104-114, May 1990.
- [2] R. Alverson, D. Callahan, D. Cummings, B. Koblenz, A. Porterfield, and B. Smith. The Tera Computer System. In Proceedings of the International Conference on Supercomputing, pages 1-6, June 1990.
- [3] S. Dwarkadas, A. L. Cox, and W. Zwaenepoel. An Integrated Compile-Time/Run-Time Software Distributed Shared Memory System. In Proceedings of the 7th International Conference on Architectural Support for Programming Languages and Operating Systems, October 1996.
- [4] K. Farkas and N. Jouppi. Complexity/performance tradeoffs with non-blocking loads. In Proceedings of the 21st International Symposium on Computer Architecture, pages 211-222, April 1994.
- [5] M. Horowitz, M. Martonosi, T. C. Mowry, and M. D. Smith. Informing Memory Operations: Providing Performance Feedback in Modern Processors. In Proceedings of the 23rd International Symposium on Computer Architecture, pages 260-270, May 1996.
- [6] M. Horowitz, M. Martonosi, T. C. Mowry, and M. D. Smith. Informing Memory Operations: Memory Performance Feedback Mechanisms and Their Applications. ACM Transactions on Computer Systems, 16(2):170-205, May 1998.
- [7] D. Kroft. Lockup-free Instruction Fetch/Prefetch Cache Organization. In Proceedings of the 8th International Symposium on Computer Architecture, pages 81-85, 1981.
- [8] J. Laudon, A. Gupta, and M. Horowitz. Interleaving: A Multithreading Technique Targeting Multiprocessors and Workstations. In Proceedings of the Sixth International Conference on Architectural Support for Programming Languages and Operating Systems, pages 308-318, October 1994.
- [9] J. Laudon and D. Lenoski. The SGI Origin: A ccNUMA Highly Scalable Server. In Proceedings of the 24th International Symposium on Computer Architecture, pages 241-251, June 1997.
- [10] C. K. Luk and T. C. Mowry. Compiler-Based Prefetching for Recursive Data Structures. In Proceedings of the 7th International Conference on Architectural Support for Programming Languages and Operating Systems, pages 222-233, October 1996.
- [11] T. C. Mowry. Tolerating Latency Through Software-Controlled Data Prefetching. PhD thesis, Stanford University, March 1994. Technical Report CSL-TR-94-626.

- [12] T. C. Mowry, C. Q. C. Chan, and A. K. W. Lo. Comparative Evaluation of Latency Tolerance Techniques for Software Distributed Shared Memory. In Proceedings of the 4th IEEE Symposium on High-Performance Computer Architecture, pages 300-311, February 1998.
- [13] A. K. Porterfield. Software Methods for Improvement of Cache Performance on Supercomputer Applications. PhD thesis, Department of Computer Science, Rice University, May 1989.
- [14] I. Schoinas, B. Falsafi, A. R. Lebeck, S. K. Reinhardt, J. R. Larus, and D. A. Wood. Fine-Grain Access Control for Distributed Shared Memory. In Proceedings of the 6th International Conference on Architectural Support for Programming Languages and Operating Systems, pages 297-306, October 1994.
- [15] B. J. Smith. Architecture and applications of the HEP multiprocessor computer system. SPIE, 298:241-248, 1981.
- [16] K. Thitikamol and P. Keleher. Multi-threading and Remote Latency in Software DSMs. In Proceedings of the 17th International Conference on Distributed Computing Systems, 1997.
- [17] D. M. Tullsen, S. J. Eggers, J. S. Emer, H. M. Levy, J. L. Lo, and R. L. Stamm. Exploiting Choice: Instruction Fetch and Issue on an Implementable Simultaneous Multithreading Processor. In Proceedings of the 23rd International Symposium on Computer Architecture, pages 191-202, May 1996.
- [18] D. M. Tullsen, S. J. Eggers, and H. M. Levy. Simultaneous Multithreading: Maximizing On-Chip Parallelism. In Proceedings of ISCA 22, pages 392-403, June 1995.
- [19] M. E. Wolf and M. S. Lam. A data locality optimizing algorithm. In Proceedings of the SIGPLAN '91 Conference on Programming Language Design and Implementation, pages 30-44, June 1991.
- [20] S. C. Woo, M. Ohara, E. Torrie, J. P. Singh, and A. Gupta. The splash-2 programs: Characterization and methodological considerations. In *Proceedings of the 22nd International Symposium* on Computer Architecture, pages 24-38, June 1995.
- [21] K. Yeager. The MIPS R10000 Superscalar Microprocessor. IEEE Micro, April 1996.