Energy-efficient processor design using multiple clock domains with dynamic voltage and frequency scaling | IEEE Conference Publication | IEEE Xplore