Exploiting the cache capacity of a single-chip multi-core processor with execution migration | IEEE Conference Publication | IEEE Xplore