Microarchitectural wire management for performance and power in partitioned architectures | IEEE Conference Publication | IEEE Xplore