Exploiting parallelism and structure to accelerate the simulation of chip multi-processors | IEEE Conference Publication | IEEE Xplore