Performance and power optimization through data compression in Network-on-Chip architectures | IEEE Conference Publication | IEEE Xplore