Breaking the on-chip latency barrier using SMART | IEEE Conference Publication | IEEE Xplore