Layout-conscious random topologies for HPC off-chip interconnects | IEEE Conference Publication | IEEE Xplore