Defect Analysis and Cost-Effective Resilience Architecture for Future DRAM Devices | IEEE Conference Publication | IEEE Xplore